JPH032672U - - Google Patents

Info

Publication number
JPH032672U
JPH032672U JP6214489U JP6214489U JPH032672U JP H032672 U JPH032672 U JP H032672U JP 6214489 U JP6214489 U JP 6214489U JP 6214489 U JP6214489 U JP 6214489U JP H032672 U JPH032672 U JP H032672U
Authority
JP
Japan
Prior art keywords
circuit board
printed circuit
masking
layer
edge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6214489U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP6214489U priority Critical patent/JPH032672U/ja
Publication of JPH032672U publication Critical patent/JPH032672U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図、第2図は本案の第1実施例を示す平面
図と側断面図、第3図は本案の第2の実施例を示
す断面図、第4図は本案の第3の実施例を示す平
面図、第5図、第6図は本案の第4の実施例を示
す平面図と断面図である。 10……プリント基板、100……半田デイツ
プ面、11……半田ランド、20……マスキング
層、21……穴部、22……穴部、23……半抜
き片、201……開始マーク、25……凹部、2
0′……密着性の悪い層。
Figures 1 and 2 are a plan view and side sectional view showing a first embodiment of the present invention, Figure 3 is a sectional view showing a second embodiment of the present invention, and Figure 4 is a third embodiment of the present invention. FIGS. 5 and 6 are a plan view and a sectional view showing a fourth embodiment of the present invention. DESCRIPTION OF SYMBOLS 10... Printed circuit board, 100... Solder dip surface, 11... Solder land, 20... Masking layer, 21... Hole part, 22... Hole part, 23... Half punched piece, 201... Start mark, 25... recess, 2
0'...Layer with poor adhesion.

Claims (1)

【実用新案登録請求の範囲】 (1) 半田デイツプ面に形成されたメツキ端子、
カーボン接点、表面実装部品の半田ランド等を保
護するためのマスキング樹脂又はマスキングテー
プより成る層が形成されたプリント基板において
、 前記マスキングの層の端縁部と対応する基材の
1〜数個所に1部が前記端縁部から外側に表われ
た穴部を貫通形成したことを特徴とするプリント
基板。 (2) 半田デイツプ面に形成されたメツキ端子、
カーボン接点、表面実装部品の半田ランド等を保
護するためマスキング樹脂又はマスキングテープ
より成る層が形成されたプリント基板において、 前記マスキングの層の端縁部と対応する基材の
1〜数個所に半抜き加工による穴部を形成し、該
穴部に半抜き片を残して前記マスキング層側に押
し出し可能にしたことを特徴とするプリント基板
。 (3) 半田デイツプ面に形成されたメツキ端子、
カーボン接点、表面実装部品の半田ランド等を保
護するためのマスキング樹脂又はマスキングテー
プより成る層が形成されたプリント基板において
、 前記マスキングの層に剥離開始位置を示す開始
マークを一体的に突出させて形成したことを特徴
とするプリント基板。 (4) 開始マークがマスキング層の端縁部近傍に
形成され、この開始マークと対応する基材の部分
に貫通孔又は凹部を形成したことを特徴とする請
求項(3)に記載のプリント基板。 (5) 半田デイツプ面に形成されたメツキ端子、
カーボン接点、表面実装部品の半田ランド等を保
護するためのマスキング樹脂又はマスキングテー
プより成る層が形成されたプリント基板において
、 前記マスキングの層の端縁部と対応する基材の
1〜数個所に凹部を形成したことを特徴とするプ
リント基板。
[Scope of claims for utility model registration] (1) Plated terminals formed on the solder dip surface;
In a printed circuit board on which a layer made of masking resin or masking tape is formed to protect carbon contacts, solder lands of surface mount components, etc., one to several places on the base material corresponding to the edge of the masking layer are provided. 1. A printed circuit board, characterized in that one part of the printed circuit board has a hole extending outward from the edge. (2) Plated terminals formed on the solder dip surface;
In a printed circuit board on which a layer of masking resin or masking tape is formed to protect carbon contacts, solder lands of surface mount components, etc., half-layers are applied to one or several places on the base material corresponding to the edge of the masking layer. A printed circuit board characterized in that a hole is formed by punching, and a half-blank piece is left in the hole so that it can be extruded to the masking layer side. (3) Plated terminals formed on the solder dip surface,
In a printed circuit board on which a layer of masking resin or masking tape is formed to protect carbon contacts, solder lands of surface mount components, etc., a start mark indicating a peeling start position is integrally projected on the masking layer. A printed circuit board characterized by forming. (4) The printed circuit board according to claim (3), wherein the start mark is formed near the edge of the masking layer, and a through hole or a recess is formed in the part of the base material corresponding to the start mark. . (5) Plated terminals formed on the solder dip surface,
In a printed circuit board on which a layer made of masking resin or masking tape is formed to protect carbon contacts, solder lands of surface mount components, etc., one to several places on the base material corresponding to the edge of the masking layer are provided. A printed circuit board characterized by forming a recess.
JP6214489U 1989-05-29 1989-05-29 Pending JPH032672U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6214489U JPH032672U (en) 1989-05-29 1989-05-29

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6214489U JPH032672U (en) 1989-05-29 1989-05-29

Publications (1)

Publication Number Publication Date
JPH032672U true JPH032672U (en) 1991-01-11

Family

ID=31591027

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6214489U Pending JPH032672U (en) 1989-05-29 1989-05-29

Country Status (1)

Country Link
JP (1) JPH032672U (en)

Similar Documents

Publication Publication Date Title
JPH0286166U (en)
JPS6149469U (en)
JPS60184212U (en) flexible printed circuit board
JPH0193758U (en)
JPS63182584U (en)
JPS60181066U (en) flexible printed circuit board
JPS5839859U (en) Metal foil laminated decorative board with colored patterns
JPS62131500U (en)
JPS63184576U (en)
JPS625674U (en)
JPS6371578U (en)
JPS6240871U (en)
JPS5812969U (en) flexible printed circuit board
JPS61153371U (en)
JPS61119374U (en)
JPS61119375U (en)
JPS60116272U (en) printed wiring board
JPS592170U (en) light emitting diode board
JPS6159375U (en)
JPS61207077U (en)
JPH0434766U (en)
JPH02142451U (en)
JPS6219776U (en)
JPH03106779U (en)
JPS5956772U (en) printed wiring board