JPH0336097Y2 - - Google Patents
Info
- Publication number
- JPH0336097Y2 JPH0336097Y2 JP1775683U JP1775683U JPH0336097Y2 JP H0336097 Y2 JPH0336097 Y2 JP H0336097Y2 JP 1775683 U JP1775683 U JP 1775683U JP 1775683 U JP1775683 U JP 1775683U JP H0336097 Y2 JPH0336097 Y2 JP H0336097Y2
- Authority
- JP
- Japan
- Prior art keywords
- amplifier
- stage
- output
- stage amplifier
- amplifiers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
Landscapes
- Amplifiers (AREA)
Description
【考案の詳細な説明】
〈技術分野〉
本考案は増幅器を多段に直列接続した増幅器に
関し、特に帰還回路に関するものである。[Detailed Description of the Invention] <Technical Field> The present invention relates to an amplifier in which amplifiers are connected in series in multiple stages, and particularly relates to a feedback circuit.
〈従来技術〉
従来集積回路において使用されてきたリミツタ
ー回路は、第１図に示すように１1，１2…１lが必
要段数だけ直列接続して構成されている。このよ
うな直結構成された回路では、適正なリミツター
動作を行わせるには、出力を取り出す増幅器１l
から入力端へDC帰還されねばならない。<Prior Art> A limiter circuit conventionally used in integrated circuits is constructed by connecting 1 1 , 1 2 . . . 1 l in series in the required number of stages, as shown in FIG. In such a directly connected circuit, in order to perform proper limiter operation, the amplifier 1 l that takes out the output is required.
DC feedback must be provided from the input terminal to the input terminal.
処で集積回路においては、IC化された多段増
幅器を共用して、入力に応じて列中の増幅器の作
動段数を切換えたいという要求がしばしば発生す
る。上記第１図に示したような多段直結増幅器の
構成では、増幅器列途中の適当な段数から出力を
取り出せば一応の出力信号は得られる。しかしこ
のように途中段から出力信号を取り出した場合、
それより後続の増幅器は特に必要としないにも拘
らず動作状態にあつて電流消費が生じていること
になる。またノイズの面からも後続増幅器を介し
た信号が帰還されているため悪影響が現われ、適
正な出力信号が得られないという問題があつた。 However, in integrated circuits, there is often a demand to share multi-stage amplifiers integrated into ICs and to switch the number of operating stages of the amplifiers in a row according to the input. In the configuration of a multistage direct-coupled amplifier as shown in FIG. 1, a certain output signal can be obtained by taking out the output from an appropriate number of stages in the amplifier array. However, if you extract the output signal from the middle stage like this,
Although the subsequent amplifiers are not particularly required, they are in operation and consume current. Further, from the standpoint of noise, since the signal passed through the subsequent amplifier is fed back, an adverse effect appears, and there is a problem that an appropriate output signal cannot be obtained.
〈考案の目的〉
本考案は上記従来回路の問題点に鑑みてなされ
たもので、簡単な構成を付加することによつて、
消費電力の低減をはかりノイズを著しく抑えた出
力信号を形成することができる多段直結増幅器を
提供するものである。<Purpose of the invention> The present invention was made in view of the problems of the conventional circuit described above, and by adding a simple configuration,
The present invention provides a multistage direct-coupled amplifier that can reduce power consumption and form an output signal with significantly suppressed noise.
〈考案の構成〉
本考案の多段直結増幅器は、ｎ個（ｎ≧２）の
増幅器を直列接続した増幅器列と、第１段増幅器
の入力部に設けられた入力端子と、第ｉ段増幅器
（１≦ｉ＜ｎ）の出力部に設けられた第１の出力
端子と、第ｎ段増幅器の出力部に設けられた第２
の出力端子と、切り換え動作に従つて、上記第ｉ
段増幅器の出力部及び上記第ｎ段増幅器の出力部
の何れか一方を選択的に上記第１段増幅器の入力
部に接続する帰還路と、上記帰還路の切り換え動
作に連動して動作する手段であつて、上記第ｉ段
増幅器の出力信号の上記第１段増幅器の入力部へ
の帰還時には、第（ｉ＋１）段増幅器から上記第
ｎ段増幅器までの各増幅器の電流路を遮断し、上
記第ｎ段増幅器の出力信号の上記第１段増幅器の
入力部への帰還時には、上記各増幅器の電流路を
導通させる手段とを設けて成ることを特徴とする
ものである。<Configuration of the invention> The multistage direct-coupled amplifier of the invention includes an amplifier row in which n amplifiers (n≧2) are connected in series, an input terminal provided at the input section of the first stage amplifier, and an i-th stage amplifier ( 1≦i<n), the first output terminal provided at the output section, and the second output terminal provided at the output section of the n-th stage amplifier.
and the i-th output terminal according to the switching operation.
a feedback path that selectively connects either the output section of the stage amplifier or the output section of the n-th stage amplifier to the input section of the first stage amplifier; and means that operates in conjunction with the switching operation of the feedback path. When the output signal of the i-th stage amplifier is fed back to the input section of the first-stage amplifier, the current path of each amplifier from the (i+1)-th stage amplifier to the n-th stage amplifier is cut off, and the The present invention is characterized by comprising means for making the current path of each of the amplifiers conductive when the output signal of the n-th stage amplifier is fed back to the input section of the first-stage amplifier.
〈実施例〉
第２図において、ｎ個の増幅器１1，１2…１o
が直列に接続された増幅器列には、初段増幅器１
１の入力部に入力端子２が設けられ、容量C0を介
してアース端子に接続された他方の入力端子との
間で入力信号が供給される。Rinは入力抵抗であ
る。上記増幅器列の途中段例えば第ｉ段増幅器１
ｉの出力部に出力端子３が導出され、最終の第ｎ
段増幅器１oの出力部に出力端子４が導出されて
いる。即ち第ｉ及び第ｎ段目のいずれかから出力
信号を取り出し得る回路に構成されている。従つ
て第ｉ段増幅器１i及び第ｎ段増幅器１oの出力信
号を夫々初段増幅器１1の入力部に戻す帰還路５
に、帰還路を選択するための切換スイツチ６及び
７が夫々接続され、いずれか一方が選択されて導
通する。各増幅器１1〜１oの夫々には電源電圧
Vccの印加に対してアースとの間に動作電流I1〜Io
の流れる経路が形成されているが、出力信号が取
り出されたｉ＋１段以降の増幅器１i+1〜１oにつ
いては、出力端子３から信号が取り出されている
状態では作動させる必要がない。従つて増幅器１
ｉ＋１〜１oの夫々には電流路を上記スイツチ６，７
の切換えに連動して動作するスイツチSWi+1，
SWi+2…SWoが介挿され、スイツチ６がオン、ス
イツチ７がオフの状態で電流路遮断スイツチ
SWi+1〜SWoをオフにして各増幅器１i+1〜１oの
動作をオフにする。即ち出力端子３から出力信号
が導出される状態では前半ｉ個の増幅器が直列接
続され、スイツチ６を介した信号が帰還されてノ
イズの少ない適正な出力信号が形成される。この
とき後半ｉ＋１〜ｎ段増幅器での電流消費はな
い。また出力端子４から出力信号が導出される場
合は、スイツチ６がオフに遷移し代りにスイツチ
SWi+1〜SWo及びスイツチ７がオンになり、前半
ｉ個の増幅器に加えて増幅器１i+1〜１oが動作し、
最終段から出力信号が導出されると共に入力段に
も帰還がなされ、適正な出力信号が形成される。<Example> In FIG. 2, n amplifiers 1 1 , 1 2 ...1 o
are connected in series, the first stage amplifier 1
An input terminal 2 is provided at one input section, and an input signal is supplied between the input terminal 2 and the other input terminal connected to the ground terminal via a capacitor C 0 . Rin is the input resistance. An intermediate stage of the amplifier array, for example, the i-th stage amplifier 1
Output terminal 3 is derived to the output part of i , and the final nth
An output terminal 4 is led out to the output section of the stage amplifier 1o . That is, the circuit is configured to be able to take out an output signal from either the i-th or n-th stage. Therefore, the feedback path 5 returns the output signals of the i-th stage amplifier 1i and the n-th stage amplifier 1o to the input section of the first stage amplifier 11 , respectively.
Switches 6 and 7 for selecting the return path are connected to each of the switches 6 and 7, and one of them is selected and made conductive. Each amplifier 1 1 to 1 o has a power supply voltage.
The operating current I 1 to I o between ground and the application of V cc
However, it is not necessary to operate the amplifiers 1 i+1 to 1 o after the i+1 stage from which the output signal is taken out while the signal is being taken out from the output terminal 3. Therefore amplifier 1
A current path is connected to each of i+1 to 1 o by the switches 6 and 7.
Switch SW i+1 , which operates in conjunction with the switching of
SW i+2 ...SW o is inserted, switch 6 is on, switch 7 is off, and the current path cutoff switch is activated.
SW i+1 to SW o are turned off to turn off the operation of each amplifier 1 i+1 to 1 o . That is, in a state where an output signal is derived from the output terminal 3, the first half i amplifiers are connected in series, and the signal via the switch 6 is fed back to form an appropriate output signal with less noise. At this time, there is no current consumption in the latter half i+1 to n-stage amplifiers. Also, when the output signal is derived from the output terminal 4, the switch 6 is turned off and the switch is turned off instead.
SW i+1 to SW o and switch 7 are turned on, and amplifiers 1 i+1 to 1 o operate in addition to the first i amplifiers.
An output signal is derived from the final stage and also fed back to the input stage to form a proper output signal.
第３図は上記ブロツク図で示した増幅器をより
具体的に示した電気回路図で、４段の増幅器１1
〜１4を直接接続して構成し、第２段及び第４段
増幅器の夫々から出力を取り出す回路で、２個の
入力端子２1及び２2が設けられ、入力に応じて作
動する増幅器の段数を切換える。即ち入力端子２
１に与えられた信号によつて動作させる場合には
選択スイツチ６′側を選択し、その結果トランジ
スタTr1を介して第３及び第４段増幅器１3，１4
の電流路を遮断し、また入力部の増幅器A2側の
電流路をも遮断する。一方入力部の増幅器A1及
び第１、第２段増幅器１1，１2が動作して出力端
子３から信号を導出する。この出力信号はまた初
段増幅器側に帰還される。他方選択スイツチ７′
が選択された状態でトランジスタTr2を介して入
力部の増幅器A1の電流路を遮断し、代りに増幅
器A2側を介して入力端子２2に与えられた信号が
取り込まれ、全ての増幅段を通過した出力信号が
端子４から取り出されると共に出力信号は初段増
幅器の入力部側に帰還される。 FIG. 3 is an electrical circuit diagram showing the amplifier shown in the above block diagram in more detail .
~1 4 are directly connected to each other, and the output is taken out from each of the second and fourth stage amplifiers. Two input terminals 2 1 and 2 2 are provided, and the amplifier operates according to the input. Switch the number of stages. That is, input terminal 2
1 , the selection switch 6' side is selected, and as a result, the third and fourth stage amplifiers 13 , 14 are connected via the transistor Tr1 .
It also cuts off the current path on the input amplifier A2 side. On the other hand, the input section amplifier A 1 and the first and second stage amplifiers 1 1 and 1 2 operate to derive a signal from the output terminal 3. This output signal is also fed back to the first stage amplifier side. Other selection switch 7'
is selected, the current path of the input amplifier A 1 is cut off via the transistor Tr 2 , and instead, the signal applied to the input terminal 2 2 is taken in via the amplifier A 2 side, and all amplification The output signal that has passed through the stage is taken out from the terminal 4, and the output signal is fed back to the input section of the first stage amplifier.
上記実施例は途中段の出力として増幅器列の１
箇所から出力を導出する回路について述べたが、
増幅器の電流路に設けた各スイツチの動作を互い
に所定の関係で連動させることによつて更に出力
端子を増設して構成することもできる。 In the above embodiment, one of the amplifier arrays is used as the output of the intermediate stage.
I have described a circuit that derives an output from a point, but
It is also possible to add more output terminals by interlocking the operations of the switches provided in the current path of the amplifier in a predetermined relationship.
〈効果〉
以上本考案によれば、簡単な構成を付加するの
みで複数段の増幅器を入力に対応させて選択的に
動作させ、取り出した出力信号を増幅器列の初段
に帰還させて出力信号を形成するため、動作中の
電力消費を著しく軽減することができ、またノイ
ズのない出力信号を形成することができ、多段直
結増幅器の信頼性を高めることができる。<Effects> According to the present invention, by simply adding a simple configuration, multiple stages of amplifiers can be selectively operated in correspondence with the input, and the output signal taken out can be fed back to the first stage of the amplifier array to generate the output signal. As a result, the power consumption during operation can be significantly reduced, and a noise-free output signal can be generated, increasing the reliability of the multi-stage chain-coupled amplifier.
第１図は従来装置のブロツク図、第２図は本考
案による一実施例のブロツク図、第３図は同実施
例の電気回路図である。
１1〜１o：増幅器、２：入力端子、３，４：出
力端子、６，７：選択スイツチ、SWi+1〜SWo：
電流路遮断スイツチ。
FIG. 1 is a block diagram of a conventional device, FIG. 2 is a block diagram of an embodiment of the present invention, and FIG. 3 is an electrical circuit diagram of the same embodiment. 1 1 ~ 1 o : Amplifier, 2: Input terminal, 3, 4: Output terminal, 6, 7: Selection switch, SW i+1 ~ SW o :
Current path cutoff switch.
Claims (1)
列と、 第１段増幅器の入力部に設けられた入力端子
と、 第ｉ段増幅器（１≦ｉ＜ｎ）の出力部に設けら
れた第１の出力端子と、 第ｎ段増幅器の出力部に設けられた第２の出力
端子と、 切り換え動作に従つて、上記第ｉ段増幅器の出
力部及び上記第ｎ段増幅器の出力部の何れか一方
を選択的に上記第１段増幅器の入力部に接続する
帰還路と、 上記帰還路の切り換え動作に連動して動作する
手段であつて、上記第ｉ段増幅器の出力信号の上
記第１段増幅器の入力部への帰還時には、第（ｉ
＋１）段増幅器から上記第ｎ段増幅器までの各増
幅器の電流路を遮断し、上記第ｎ段増幅器の出力
信号の上記第１段増幅器の入力部への帰還時に
は、上記各増幅器の電流路を導通させる手段とを
設けて成ることを特徴とする多段直結増幅器。[Claims for Utility Model Registration] An amplifier array in which n amplifiers (n≧2) are connected in series, an input terminal provided at the input section of the first stage amplifier, and an i-th stage amplifier (1≦i<n ); and a second output terminal provided at the output of the n-th stage amplifier; and a second output terminal provided at the output of the n-th stage amplifier. a feedback path for selectively connecting one of the output sections of the n-stage amplifier to the input section of the first-stage amplifier; and means operating in conjunction with the switching operation of the feedback path, the i-stage When the output signal of the amplifier is fed back to the input section of the first stage amplifier, the (i-th
+1) The current path of each amplifier from the stage amplifier to the n-th stage amplifier is cut off, and when the output signal of the n-th stage amplifier is returned to the input section of the first stage amplifier, the current path of each of the amplifiers is cut off. 1. A multistage direct-coupled amplifier characterized by comprising: means for conducting.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1775683U JPS59125113U (en) | 1983-02-08 | 1983-02-08 | Multi-stage direct-coupled amplifier |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1775683U JPS59125113U (en) | 1983-02-08 | 1983-02-08 | Multi-stage direct-coupled amplifier |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59125113U JPS59125113U (en) | 1984-08-23 |
| JPH0336097Y2 true JPH0336097Y2 (en) | 1991-07-31 |
Family
ID=30148981
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1775683U Granted JPS59125113U (en) | 1983-02-08 | 1983-02-08 | Multi-stage direct-coupled amplifier |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59125113U (en) |
-
1983
- 1983-02-08 JP JP1775683U patent/JPS59125113U/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59125113U (en) | 1984-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5041797A (en) | Micro-power gain lattice | |
| JPS60106223A (en) | Switch circuit with muting function | |
| KR850004674A (en) | Multiplication circuit | |
| JPS59207715A (en) | Amplifier | |
| US4631490A (en) | Audio output amplifying device | |
| US5352989A (en) | Low input resistance amplifier stage | |
| US4069461A (en) | Amplifier circuit having two negative feedback circuits | |
| EP0339481A2 (en) | Wideband amplifier | |
| JPH0519323B2 (en) | ||
| JPS6016118Y2 (en) | Changeover switch circuit | |
| JP2914738B2 (en) | D / A conversion circuit | |
| JP3324539B2 (en) | Gate bias circuit of FET amplifier | |
| JPS59117825A (en) | Semiconductor switching device | |
| JP2615033B2 (en) | Switch circuit | |
| JPH0556043B2 (en) | ||
| JPS6134686B2 (en) | ||
| JPH04150310A (en) | Analog switch circuit | |
| JP3249254B2 (en) | Integrated amplifier | |
| JPS6141359Y2 (en) | ||
| JPS64569Y2 (en) | ||
| JPH0219648B2 (en) | ||
| JP2845638B2 (en) | Variable gain circuit | |
| JPS59215104A (en) | Low frequency amplifier | |
| JPS62198214A (en) | voltage comparator | |
| JPS641780Y2 (en) |