JPH0339979U - - Google Patents
Info
- Publication number
- JPH0339979U JPH0339979U JP10097189U JP10097189U JPH0339979U JP H0339979 U JPH0339979 U JP H0339979U JP 10097189 U JP10097189 U JP 10097189U JP 10097189 U JP10097189 U JP 10097189U JP H0339979 U JPH0339979 U JP H0339979U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- keying
- outputs
- pulse
- hold
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000284 extract Substances 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 4
- 230000003321 amplification Effects 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Landscapes
- Television Receiver Circuits (AREA)
Description
第１図および第２図は本考案の一実施例に係り
、第１図はキードＡＧＣ回路をその周辺回路とと
もに示したブロツク回路図、第２図は動作説明に
供する波形図である。第３図および第４図は従来
例に係り、第３図はキードＡＧＣ回路とその周辺
回路を示すブロツク回路図、第４図は動作説明に
供する波形図である。
１…チユーナ、２…映像中間周波増幅回路、３
…映像検波回路、４…映像増幅回路、５…同期分
離回路、６…発振回路、７…ダウンカウント回路
、８…ＡＦＧ回路、９…キーイング回路、１１…
ピークホールド回路、ＡＯ…タイミング制御回路
、ＨＤ…水平同期信号、ＢＰ…バツクポーチ、Ｓ
Ｏ…検波映像信号、ＳＯＫ…キーイング映像信号
、ＰＲ…ホールドリセツトパルス、ＰＫ…キーイ
ングパルス、ＶＡ１，ＶＡ２…ＡＧＣ電圧。
1 and 2 relate to an embodiment of the present invention, in which FIG. 1 is a block circuit diagram showing a keyed AGC circuit together with its peripheral circuits, and FIG. 2 is a waveform diagram for explaining the operation. 3 and 4 relate to a conventional example, with FIG. 3 being a block circuit diagram showing a keyed AGC circuit and its peripheral circuits, and FIG. 4 being a waveform diagram for explaining the operation. 1... Tuner, 2... Video intermediate frequency amplification circuit, 3
...Video detection circuit, 4...Video amplification circuit, 5...Synchronization separation circuit, 6...Oscillation circuit, 7...Down count circuit, 8...AFG circuit, 9...Keying circuit, 11...
Peak hold circuit, AO...timing control circuit, HD...horizontal synchronization signal, BP...back porch, S
O...detected video signal, SOK...keying video signal, PR...hold reset pulse, PK...keying pulse, VA1 , VA2 ...AGC voltage.
Claims (1)
ールドリセツトパルスを出力するとともに、前記
バツクポーチの部分で前記ホールドリセツトパル
スの直後にキーイングパルスを出力するタイミン
グ制御回路と、 前記キーイングパルスの入力によつて検波映像
信号を抜き取り、キーイング映像信号として出力
するキーイング回路と、 前記ホールドリセツトパルスの前側エツジによ
つてリセツトされ、ホールドリセツトパルスの後
側エツジによつて前記キーイング映像信号をピー
クホールドし、ＡＧＣ電圧として出力するピーク
ホールド回路 とを備えたキードＡＧＣ回路。[Claims for Utility Model Registration] A timing control circuit that outputs a hold reset pulse at a back porch portion after the horizontal synchronization signal ends, and outputs a keying pulse immediately after the hold reset pulse at the back porch portion; a keying circuit that extracts a detected video signal by inputting a pulse and outputs it as a keying video signal; and a keying circuit that is reset by the front edge of the hold reset pulse and outputs the keying video signal by the rear edge of the hold reset pulse. A keyed AGC circuit that includes a peak hold circuit that holds the peak and outputs it as an AGC voltage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10097189U JPH071892Y2 (en) | 1989-08-29 | 1989-08-29 | Keyed AGC circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10097189U JPH071892Y2 (en) | 1989-08-29 | 1989-08-29 | Keyed AGC circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0339979U true JPH0339979U (en) | 1991-04-17 |
| JPH071892Y2 JPH071892Y2 (en) | 1995-01-18 |
Family
ID=31649948
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10097189U Expired - Fee Related JPH071892Y2 (en) | 1989-08-29 | 1989-08-29 | Keyed AGC circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH071892Y2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100816685B1 (en) * | 2007-02-05 | 2008-03-25 | 장창진 | Oxygen water making machine |
-
1989
- 1989-08-29 JP JP10097189U patent/JPH071892Y2/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100816685B1 (en) * | 2007-02-05 | 2008-03-25 | 장창진 | Oxygen water making machine |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH071892Y2 (en) | 1995-01-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4198651A (en) | Television reference signal digital indentification system | |
| JPH0339979U (en) | ||
| JP2605441B2 (en) | Vertical period pulse output device | |
| JPS5855439Y2 (en) | Audio waveform display device | |
| JPH0288378U (en) | ||
| JPS633675U (en) | ||
| JP2503023Y2 (en) | AGC circuit for video intermediate frequency signal | |
| JPS6415470U (en) | ||
| JPS61109269U (en) | ||
| JPH0178954U (en) | ||
| JPH01153777U (en) | ||
| JPS6157763U (en) | ||
| JPS60167465U (en) | Vertical blanking pulse generation circuit | |
| JPS63114565U (en) | ||
| JPS6454468U (en) | ||
| JPH0282170U (en) | ||
| JPH0467876U (en) | ||
| JPH04107981U (en) | Closed-capture broadcast receiver | |
| JPH01143565U (en) | ||
| JPS61111272U (en) | ||
| JPS6316766U (en) | ||
| JPS6293863U (en) | ||
| JPH02128487U (en) | ||
| JPH01139673U (en) | ||
| JPS63192778U (en) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |