JPH0344340B2 - - Google Patents

Info

Publication number
JPH0344340B2
JPH0344340B2 JP9250082A JP9250082A JPH0344340B2 JP H0344340 B2 JPH0344340 B2 JP H0344340B2 JP 9250082 A JP9250082 A JP 9250082A JP 9250082 A JP9250082 A JP 9250082A JP H0344340 B2 JPH0344340 B2 JP H0344340B2
Authority
JP
Japan
Prior art keywords
store number
store
processing
original
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP9250082A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58208844A (ja
Inventor
Yoji Kondo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57092500A priority Critical patent/JPS58208844A/ja
Publication of JPS58208844A publication Critical patent/JPS58208844A/ja
Publication of JPH0344340B2 publication Critical patent/JPH0344340B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Input From Keyboards Or The Like (AREA)
  • Computer And Data Communications (AREA)
  • Financial Or Insurance-Related Operations Such As Payment And Settlement (AREA)
JP57092500A 1982-05-31 1982-05-31 店舗番号処理方式 Granted JPS58208844A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57092500A JPS58208844A (ja) 1982-05-31 1982-05-31 店舗番号処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57092500A JPS58208844A (ja) 1982-05-31 1982-05-31 店舗番号処理方式

Publications (2)

Publication Number Publication Date
JPS58208844A JPS58208844A (ja) 1983-12-05
JPH0344340B2 true JPH0344340B2 (fr) 1991-07-05

Family

ID=14056021

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57092500A Granted JPS58208844A (ja) 1982-05-31 1982-05-31 店舗番号処理方式

Country Status (1)

Country Link
JP (1) JPS58208844A (fr)

Also Published As

Publication number Publication date
JPS58208844A (ja) 1983-12-05

Similar Documents

Publication Publication Date Title
US5386554A (en) Method and apparatus for reducing data locking time by removing a lock when journal data is written into a main memory journal queue
US4439837A (en) Non-volatile memory system for intelligent terminals
US7318120B2 (en) Hardware assisted communication between processors
JPH09505918A (ja) 一群のデータからデータを抽出する方法および装置
JPH0736992A (ja) データ統合端末システム
Brengle et al. MAGIC: a one-dimensional magneto-inductive particle code
EP0287600B1 (fr) Procede et dispositif permettant d'executer deux sequences d'instruction dans un ordre determine a l'avance
IE61306B1 (en) Method and device to execute two instruction sequences in an order determined in advance
JPH0344340B2 (fr)
TW448361B (en) Data switching system and method using bandwidth management unit to reduce data traffic
EP0315111A2 (fr) Dispositif de traitement de données
JPH02171846A (ja) トランザクション処理方式
JPS621063A (ja) 帳票処理装置
JP2002328823A (ja) 非共有型パラレルデータベースサーバシステム、このシステムにおけるデータ書き込み方法及び一致化処理方法
JP3386007B2 (ja) 事象データの管理システム
JP2994917B2 (ja) 記憶システム
JPH04342041A (ja) コンピュ−タシステムのバックアップ保守方法
JP2506348B2 (ja) コンピユ−タシステム
JPS6111864A (ja) デ−タ処理方式
JP2661090B2 (ja) オンラインシステムにおける電文中継方法
JP2513788B2 (ja) 表示装置
JPS6349817B2 (fr)
JPS58214957A (ja) 計算機システム
JPH0589060A (ja) データベース入出力処理方式
CN117593130A (zh) 一种资源管理方法、装置及计算机设备、介质、产品