JPH0346851B2 - - Google Patents
Info
- Publication number
- JPH0346851B2 JPH0346851B2 JP61314326A JP31432686A JPH0346851B2 JP H0346851 B2 JPH0346851 B2 JP H0346851B2 JP 61314326 A JP61314326 A JP 61314326A JP 31432686 A JP31432686 A JP 31432686A JP H0346851 B2 JPH0346851 B2 JP H0346851B2
- Authority
- JP
- Japan
- Prior art keywords
- error correction
- circuit
- majority
- output
- highly reliable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Detection And Correction Of Errors (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61314326A JPS63159944A (ja) | 1986-12-24 | 1986-12-24 | 高信頼性コンピュ−タ方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61314326A JPS63159944A (ja) | 1986-12-24 | 1986-12-24 | 高信頼性コンピュ−タ方式 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60295590A Division JPH0778750B2 (ja) | 1985-12-24 | 1985-12-24 | 高信頼性コンピュータ方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63159944A JPS63159944A (ja) | 1988-07-02 |
| JPH0346851B2 true JPH0346851B2 (fr) | 1991-07-17 |
Family
ID=18051988
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61314326A Granted JPS63159944A (ja) | 1986-12-24 | 1986-12-24 | 高信頼性コンピュ−タ方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63159944A (fr) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0934736A (ja) * | 1995-07-19 | 1997-02-07 | Nec Corp | 動作切替えコントローラ |
| JP2014229130A (ja) * | 2013-05-23 | 2014-12-08 | 株式会社日立製作所 | 高信頼プロセッサおよびそれを用いた高信頼制御装置 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0778750B2 (ja) * | 1985-12-24 | 1995-08-23 | 日本電気株式会社 | 高信頼性コンピュータ方式 |
-
1986
- 1986-12-24 JP JP61314326A patent/JPS63159944A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63159944A (ja) | 1988-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4794601A (en) | High-reliability computer system | |
| US6948091B2 (en) | High integrity recovery from multi-bit data failures | |
| US5619642A (en) | Fault tolerant memory system which utilizes data from a shadow memory device upon the detection of erroneous data in a main memory device | |
| US5086429A (en) | Fault-tolerant digital computing system with reduced memory redundancy | |
| EP0120384B1 (fr) | Circuit de calculateur auto-vérificateur | |
| US6216247B1 (en) | 32-bit mode for a 64-bit ECC capable memory subsystem | |
| JP3229070B2 (ja) | 多数決回路及び制御ユニット及び多数決用半導体集積回路 | |
| JPH05346866A (ja) | 冗長アレーデータ記憶システムにおける書込データ保全を確立するためのシステム及び方法 | |
| JPH07134635A (ja) | ディスクアレイ装置 | |
| JPH0223889B2 (fr) | ||
| CN105094007A (zh) | 微控制器以及使用该微控制器的电子控制装置 | |
| US5084878A (en) | Fault tolerant system employing majority voting | |
| US8707133B2 (en) | Method and apparatus to reduce a quantity of error detection/correction bits in memory coupled to a data-protected processor port | |
| US20150200685A1 (en) | Recording and reproducing device, error correction method, and control device | |
| JP5174603B2 (ja) | メモリの誤り訂正方法,誤り検出方法、及びそれを用いたコントローラ | |
| JPH0425580B2 (fr) | ||
| US5956351A (en) | Dual error correction code | |
| JPH0346851B2 (fr) | ||
| JP5094591B2 (ja) | 照合システム | |
| US5488617A (en) | Data processor system based on an (n, k) symbol code having symbol error correctibility and plural error mendability | |
| EP3882774A1 (fr) | Dispositif et procédé de traitement de données | |
| JP2000105675A (ja) | ディスクアレイ装置 | |
| JPH05189325A (ja) | 二重系電子計算機 | |
| JP5325032B2 (ja) | 多重系システムの高信頼性制御装置 | |
| JPH01288928A (ja) | 耐故障コンピュータ・システムおよびその内部回路並びに誤り検出訂正方式 |