JPH035654B2 - - Google Patents

Info

Publication number
JPH035654B2
JPH035654B2 JP57194112A JP19411282A JPH035654B2 JP H035654 B2 JPH035654 B2 JP H035654B2 JP 57194112 A JP57194112 A JP 57194112A JP 19411282 A JP19411282 A JP 19411282A JP H035654 B2 JPH035654 B2 JP H035654B2
Authority
JP
Japan
Prior art keywords
resist
radiation
pattern
layer
sensitive resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57194112A
Other languages
Japanese (ja)
Other versions
JPS5984428A (en
Inventor
Masaru Sasako
Kazuhiko Tsuji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57194112A priority Critical patent/JPS5984428A/en
Publication of JPS5984428A publication Critical patent/JPS5984428A/en
Publication of JPH035654B2 publication Critical patent/JPH035654B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004Photosensitive materials
    • G03F7/09Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
    • G03F7/094Multilayer resist systems, e.g. planarising layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Architecture (AREA)
  • Structural Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)

Description

【発明の詳細な説明】 産業上の利用分野 本発明はパターン形成方法とくに放射線感応性
樹脂を用いたパターン形成方法に関する。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a pattern forming method, particularly to a pattern forming method using a radiation-sensitive resin.

従来例の構成とその問題点 集積回路の高集積化、高密度化は従来のリソグ
ラフイ技術の進歩により増大してきた。その最小
線幅も1μm前後となつてきており、この加工線
幅を達成するには、高開口レンズを有した縮小投
影法により紫外線露光する方法、基板上に直接描
画する電子ビーム露光法、X線を用いたプロキシ
ミテイ露光法があげられる。しかし、いずれの方
法もスループツトを犠牲にすることなく良好な線
幅制御と高解像度及び良好な段差部のカバレジを
同時に得ることは困難である。特に実際の集積回
路上においては必然的に凹凸が発生し、放射線感
応性樹脂(以後、レジストと略)を塗布した後で
は、凹凸部におけるレジストの膜厚差が発生し、
良好な線幅制御が不可能となる。
Conventional Structures and Their Problems High integration and high density of integrated circuits have been increasing due to advances in conventional lithography technology. The minimum line width has also become around 1 μm, and in order to achieve this processed line width, there are three methods: ultraviolet exposure using a reduction projection method with a high aperture lens, electron beam exposure method that draws directly on the substrate, One example is the proximity exposure method using lines. However, with either method, it is difficult to simultaneously obtain good line width control, high resolution, and good step coverage without sacrificing throughput. In particular, unevenness inevitably occurs on an actual integrated circuit, and after coating a radiation-sensitive resin (hereinafter referred to as resist), differences in resist film thickness occur at the uneven parts.
Good line width control becomes impossible.

このことを第1図を用いて説明する。第1図は
従来法により単層レジスト膜を段差部へ塗布し、
その段差部に対して交叉してパターニングを行な
つた状態を示したものである。第1図aは半導体
基板等の基板1上に配線等の段差物2が形成され
ておりその上にレジスト3が塗布された状態の断
面図である。この場合、段差物2がない平坦な基
板1上のレジスト3の膜厚をtR1の厚さに塗布し
た時、段差物2上のレジスト3の膜厚は、レジス
ト自身の粘性と塗布時の回転数により膜厚tR2
決定される。この時tR1=tR2にすること、つまり
凹凸部でのレジスト膜の膜厚差を皆無にすること
は物理的に不可能である。このようにtR1≠tR2
膜厚においてパターンを形成した場合の平面図を
第1図bに示す。
This will be explained using FIG. 1. Figure 1 shows a single-layer resist film applied to the stepped portion using the conventional method.
This figure shows a state in which patterning is performed across the stepped portion. FIG. 1a is a cross-sectional view of a state in which a step 2 such as a wiring is formed on a substrate 1 such as a semiconductor substrate, and a resist 3 is applied thereon. In this case, when the thickness of the resist 3 on the flat substrate 1 without the step 2 is applied to the thickness t R1 , the thickness of the resist 3 on the step 2 is determined by the viscosity of the resist itself and the time of coating. The film thickness t R2 is determined by the rotation speed. At this time, it is physically impossible to set t R1 = t R2 , that is, to eliminate the difference in the thickness of the resist film at the uneven portions. FIG. 1b shows a plan view when a pattern is formed with a film thickness of t R1 ≠ t R2 in this manner.

これは、段差物パターン2に対して直角に交又
してレジストパターン3を形成すると、レジスト
パターン3の膜厚tR1の位置ではパターン幅がl1
決定されると、膜厚tR2の位置ではtR1>tR2という
関係があるためパターン幅はl2とでかつl1>l2
なり段差部における寸法変換差が発生してしま
う。つまり、非常に微細パターンになると良好な
線幅制御が得られず、更に段差物2のエツジ部2
aでは実質上、平坦部の膜厚tR1より厚くなるた
め解像度が低下する。一般に解像度はレジストの
膜厚が薄くなればなるほど向上する。これは放射
線自身の波長によつて微細間隙になると、干渉、
回析現象のため入射するエネルギーが減衰してし
まうためである。つまり段差物上のレジスト膜厚
差を少なくするために、ただ単にレジストを厚く
塗布し見掛け上のレジスト膜厚差を軽減しようと
しても解像度が低下するためにパターン形成上好
ましくない。
This means that if the resist pattern 3 is formed perpendicularly to the step pattern 2, and the pattern width is determined to be l 1 at the position of the film thickness t R1 of the resist pattern 3, then the film thickness t R2 will be Since there is a positional relationship of t R1 >t R2 , the pattern width is l 2 and l 1 > l 2 , resulting in a dimensional conversion difference at the stepped portion. In other words, if the pattern becomes very fine, good line width control cannot be obtained, and the edge portion 2 of the stepped object 2
In case a, the film thickness is substantially thicker than the film thickness t R1 of the flat part, so the resolution is lowered. Generally, the resolution improves as the resist film thickness becomes thinner. This is caused by interference and interference when the wavelength of the radiation itself creates a minute gap.
This is because the incident energy is attenuated due to the diffraction phenomenon. In other words, in order to reduce the resist film thickness difference on the stepped object, even if the resist is simply coated thickly to reduce the apparent resist film thickness difference, the resolution deteriorates, which is not preferable in terms of pattern formation.

このような従来の単層レジストによる段差上で
の解像度、寸法変換差の値を向上するために三層
構造レジスト法などが提案されている。この方法
を第2図を用いて説明する。基板1上に段差物2
が形成され有機膜、例えばフオトレジスト4が厚
く塗布され(第2図a)、更に有機膜4上に無機
膜層例えばプラズマ酸化硅素膜など5を形成後最
上層にレジスト6を薄く塗布する(第2図b)。
次にレジスト層6をパターニングしレジストパタ
ーン6aを得る(第2図c)。レジストパターン
6aを介してドライエツチング技術を用いて無機
膜層パターン5aを得る(第2図d)。
A three-layer resist method has been proposed to improve the resolution on steps and the value of the dimensional conversion difference of the conventional single-layer resist. This method will be explained using FIG. 2. Step 2 on board 1
is formed, an organic film such as a photoresist 4 is thickly coated (FIG. 2a), and an inorganic film layer 5 such as a plasma silicon oxide film is further formed on the organic film 4, and then a resist 6 is thinly coated on the uppermost layer (see FIG. 2A). Figure 2 b).
Next, the resist layer 6 is patterned to obtain a resist pattern 6a (FIG. 2c). An inorganic film layer pattern 5a is obtained using the dry etching technique through the resist pattern 6a (FIG. 2d).

最後にレジストパターン6a、無機膜層5aを
介して酸素系ガスプラズマにて有機膜パターン4
aを形成する方法である。
Finally, the organic film pattern 4 is formed using oxygen-based gas plasma through the resist pattern 6a and the inorganic film layer 5a.
This is a method of forming a.

この三層構造レジストによるパターン形成では
最上層のレジスト6を薄く出来るため解像度が良
く、しかも最下層の有機膜層4を厚く塗布してい
るため基板1上の段差2の影響なくレジストパタ
ーン6aが得られるため寸法変換差が少ない。し
かしドライエツチング技術上の終点検出や、エツ
チング条件が多層にわたるため難しくしかも、工
程時間が長くかかり量産上、経済上好ましくな
い。
In pattern formation using this three-layer structure resist, the uppermost resist 6 can be made thinner, resulting in better resolution.Moreover, since the lowermost organic film layer 4 is coated thickly, the resist pattern 6a can be formed without being affected by the step 2 on the substrate 1. Because of this, there is little difference in dimensional conversion. However, it is difficult to detect the end point of the dry etching technique and the etching conditions cover multiple layers, and the process takes a long time, which is not favorable from the viewpoint of mass production and economy.

発明の目的 そこで、従来のように単層レジストを凹凸を有
する実際の集積回路上にパターン形成する際に障
害となる、パターン寸法変換差とそれに伴なう解
像度の低下を防ぎ、三層構造レジストによるパタ
ーン形成方法の経済性、量産性上の欠点を克服す
るパターン形成方法を提供することを目的とす
る。
Purpose of the Invention Therefore, it is possible to prevent the difference in pattern dimension conversion and the accompanying decrease in resolution, which are obstacles when patterning a conventional single-layer resist on an actual integrated circuit with unevenness, and to develop a three-layer resist. An object of the present invention is to provide a pattern forming method that overcomes the disadvantages in terms of economy and mass production of the pattern forming method according to the present invention.

発明の構成 本発明は、レジストの膜厚を厚く塗布しながら
も、段差部におけるパターン寸法変換差を少なく
し、かつ解像度の低下を防ぐために、レジストを
2層に塗布することにより厚く塗布しながらかつ
最初に塗布したレジスト膜全面に放射線感応させ
更に第1のレジスト膜との溶解混合を防ぐため第
1のレジスト膜表面に第2のレジストを分離する
ための第1、第2の処理を施こし、しかるのち第
2のレジストを塗布し、最後に第1、第2のレジ
スト膜を同時にパターンを形成しようとするパタ
ーン形成方法を提供しようとするものである。
Composition of the Invention The present invention is designed to reduce the difference in pattern dimension conversion at step portions while applying a thick resist film, and to prevent a decrease in resolution by applying the resist in two layers. In addition, first and second treatments are applied to the surface of the first resist film to sensitize the entire surface of the initially applied resist film to radiation and to separate the second resist from dissolving and mixing with the first resist film. The present invention attempts to provide a pattern forming method in which a second resist film is applied, and finally a pattern is formed simultaneously using the first and second resist films.

本発明者らは、数々なる実験から前述の放射線
反応したレジスト膜表面に、第2のレジストと分
離が可能でかつ現像性を失なわさない変質層の形
成を見い出した。前述の変質層形成として本発明
者らは特願昭57−41273号(特開昭58−15735号)
にて、CF4などのハロゲン化合物プラズマによる
照射を提案した。このプラズマによつて形成され
た変質層上はレジスト塗布を均一に行うことが難
しいことが判明した。そこで本発明者らは、ハロ
ゲン化合物プラズマ照射後、更に酸素などの不活
ガスプラズマ照射をすることで、第1、第2のレ
ジスト分離が可能でかつ第1のレジストの現像性
が失なわれないことを見い出した。更に第2のレ
ジストの塗布性が均一に得られることがわかつ
た。これはレジスト上にフツ素による変質層を形
成したあと、第2の処理として、不活性ガス、特
に酸素プラズマにて照射すると前述の変質層表面
が改質つまり元のレジスト組成に戻るためだと考
えられる。
The present inventors have discovered through numerous experiments that an altered layer is formed on the surface of the resist film that has undergone the radiation reaction described above, which is separable from the second resist and does not lose its developability. As for the above-mentioned altered layer formation, the present inventors have proposed Japanese Patent Application No. 57-41273 (Japanese Patent Application Laid-Open No. 58-15735).
proposed irradiation with halogen compound plasma such as CF 4 . It has been found that it is difficult to uniformly apply a resist onto the altered layer formed by this plasma. Therefore, the present inventors have discovered that by further irradiating inert gas plasma such as oxygen after halogen compound plasma irradiation, the first and second resists can be separated and the developability of the first resist is not lost. I found out that there is no such thing. Furthermore, it was found that the second resist could be coated uniformly. This is because after forming an altered layer with fluorine on the resist, irradiation with an inert gas, especially oxygen plasma, is performed as a second treatment, which modifies the surface of the altered layer, that is, returns it to its original resist composition. Conceivable.

実施例の説明 本発明の実施例を第3図を用いて詳細に説明す
る。実施例としてポジ形レジスト、特にポジ形紫
外線レジスト(以後、ポジUVレジスト)を例に
とつて説明する。半導体基板等の基板1上にポジ
UVレジスト7を厚く塗布し表面を平坦にし、ソ
フトベーキングを施こす(第3図a)。次にポジ
UVレジスト7にUV光8を全面照射し感光した
UVレジスト7aにする(第3図b)。そして更
に感光したポジUVレジスト7a表面全体にハロ
ゲン化合物プラズマ例えばフツ素系ガスプラズマ
9で照射を行ないポジUVレジスト変質層7bを
形成する(第3図c)。
DESCRIPTION OF EMBODIMENTS An embodiment of the present invention will be described in detail with reference to FIG. As an example, a positive resist, particularly a positive UV resist (hereinafter referred to as "positive UV resist") will be explained as an example. Positive on substrate 1 such as semiconductor substrate
A thick layer of UV resist 7 is applied to make the surface flat, and soft baking is performed (Figure 3a). then positive
The entire UV resist 7 was irradiated with UV light 8 and exposed.
UV resist 7a (Figure 3b). Further, the entire surface of the exposed positive UV resist 7a is irradiated with a halogen compound plasma, such as a fluorine gas plasma 9, to form a positive UV resist altered layer 7b (FIG. 3c).

次に酸素を含むガスあるいは不活性ガスプラズ
マ10にてポジUVレジスト変質層7b表面に第
2の表面処理を施こしポジUVレジスト復帰層7
cを形成する(第3図d)。次に第1層目のポジ
UVレジスト7と同タイプの第2のポジUVレジ
スト11を第1のポジUVレジストの復帰層7c
上に塗布しベーキングを施こす。この際、変質層
7bが形成されているため、第1、第2のポジ
UVレジスト7,11における第2のポジUVレ
ジスト11の塗布時の溶解がなく分離した形で積
層形成が可能でかつ第1の変質層7b上に第2の
変質層7cが形成されているため第2のポジUV
レジスト11の塗布特性が良好である(第3図
e)。
Next, a second surface treatment is performed on the surface of the positive UV resist deterioration layer 7b using oxygen-containing gas or inert gas plasma 10.
c (Fig. 3 d). Next, the first layer positive
A second positive UV resist 11 of the same type as the UV resist 7 is used as a return layer 7c of the first positive UV resist.
Spread on top and bake. At this time, since the altered layer 7b is formed, the first and second positive
Because the second positive UV resist 11 in the UV resists 7 and 11 does not dissolve during coating, it is possible to form separate layers, and the second altered layer 7c is formed on the first altered layer 7b. 2nd positive UV
The coating characteristics of the resist 11 are good (FIG. 3e).

次にパターンを有したマスク12により光しや
へい部であるクロム部12a以外に紫外線を用い
て選択的に、第1、第2のポジUVレジストを照
射する(第3図f)。そして紫外線照射以外の第
2のポジUVレジスト部分11a、第1のポジ
UVレジスト7a,7b,7cを残して現像除去
する(第3図g)。これら一連の工程をえて、レ
ジスト厚を厚く塗布しながらも微細パターンをか
つ段差部における寸法変換差を少なくすることが
できる。
Next, using a patterned mask 12, the first and second positive UV resists are selectively irradiated with ultraviolet light except for the chromium part 12a, which is a light-shielding part (FIG. 3f). and a second positive UV resist portion 11a other than the UV irradiation, and a first positive UV resist portion 11a;
The UV resists 7a, 7b, and 7c are removed by development (Fig. 3g). Through this series of steps, it is possible to form a fine pattern while applying a thick resist and to reduce the difference in dimension conversion at the stepped portion.

このことをもつと詳細に説明する。第4図に単
層レジスト(ポジ形)の照射特性a、本発明にか
かるパターン形成方法によるレジストの照射特性
bを示した。第4図aは、第1の実施例で説明し
た第1層目のポジUVレジストのみの照射特性で
第3図aに示すt1を厚くしていくと完全に現像し
うる露光エネルギETは大きくなる。次に第4図
bは、本発明にかかるパターン形成方法による2
層ポジUVレジストの照射特性で第1層、第2層
膜厚(t1+t2)〔第3図参照〕を厚くしても完全
に現像しうる露光エネルギはほとんど変化量がな
い。つまり、第1層目のポジUVレジストが感光
しているため、選択性が高く、感度の低下がない
ことを証明している。このことはレジスト厚の変
動に露光エネルギーが依存しないので段差部にお
けるレジスト厚の変動にもかかわらず、パターン
幅変動率が少ないということである。本発明の実
施例〔第3図参照〕と第4図の照射特性の結果、
段差物パターン2上にパターニングしたパターン
3は、従来法によると第5図の点線のごとくなる
が、本発明によるパターン形成方法を用いると第
5図の実線のごとく寸法変化が少なくなつた。
This will be explained in detail. FIG. 4 shows the irradiation characteristics a of a single layer resist (positive type) and the irradiation characteristics b of the resist formed by the pattern forming method according to the present invention. Figure 4a shows the irradiation characteristics of only the first layer of positive UV resist explained in the first embodiment, and the exposure energy E T that can be completely developed by increasing the thickness of t1 shown in Figure 3a. becomes larger. Next, FIG. 4b shows two patterns formed by the pattern forming method according to the present invention.
Due to the irradiation characteristics of a layered positive UV resist, even if the thicknesses of the first and second layers (t 1 +t 2 ) (see Figure 3) are increased, there is almost no change in the exposure energy required for complete development. In other words, since the first layer of positive UV resist is exposed to light, selectivity is high, proving that there is no decrease in sensitivity. This means that since the exposure energy does not depend on variations in resist thickness, the pattern width variation rate is small despite variations in resist thickness at the step portion. The results of the embodiment of the present invention [see Figure 3] and the irradiation characteristics shown in Figure 4,
According to the conventional method, the pattern 3 patterned on the step pattern 2 is as shown by the dotted line in FIG. 5, but when the pattern forming method according to the present invention is used, the dimensional change is reduced as shown by the solid line in FIG.

いずれの実施例においても第1、第2のレジス
トの膜厚条件は、下地である基板の凹凸の段差量
によつて定めるべきである。そしてレジストの種
別に関しても、X線、電子ビーム、イオンビー
ム、紫外線、遠紫外線のいずれに関しても本発明
を適用できることは明確である。また第1の実施
例における説明において、第3図bの工程とc,
dの工程が前後逆になつても本発明は可能である
ことはいうまでもない。すなわち、工程c,dの
のちbの工程を実施してもよい。
In any of the embodiments, the film thickness conditions of the first and second resists should be determined based on the level difference in the unevenness of the underlying substrate. Regarding the type of resist, it is clear that the present invention can be applied to any of X-rays, electron beams, ion beams, ultraviolet rays, and deep ultraviolet rays. In addition, in the description of the first embodiment, the steps in FIG. 3 b and c,
It goes without saying that the present invention is possible even if step d is reversed. That is, step b may be performed after steps c and d.

さらに、本発明である第1、第2の変質層の実
施例について説明する。第1のレジスト例えば
AZ1470(シツプレイ社製)を1.0μmを塗布し、第
1の変質層をCF4プラズマにて、2.5torr、20W、
1分間施こして形成し、第2の変質層を、酸素プ
ラズマにて150W、0.5torrで5秒間施こし、第2
のレジストAZ1470(シツプレイ社製)を1.0μm塗
布したのちの総合膜厚を測定した結果、1.9μmで
ほぼ第1、第2のレジストの分離が可能で更に膜
厚の均一性は5%以内と良好であつた。
Furthermore, examples of the first and second altered layers of the present invention will be described. First resist e.g.
Apply 1.0 μm of AZ1470 (manufactured by Shipprey) and heat the first altered layer with CF 4 plasma at 2.5 torr, 20 W,
A second altered layer was formed by applying oxygen plasma for 1 minute at 150W and 0.5torr for 5 seconds.
As a result of measuring the total film thickness after applying 1.0 μm of resist AZ1470 (manufactured by Shippray), it was found that the first and second resists could be almost separated at 1.9 μm, and the uniformity of the film thickness was within 5%. It was good and warm.

発明の効果 以上のように本発明によると、レジスト厚を厚
く塗布することで、段差部の凹凸を軽減すること
ができ、かつその上で段差部におけるパターン幅
変動率を減少させ、解像度、感度の低下がない。
またレジスト膜厚が厚いため耐ドライエツチング
特性が良好となる。つまり本発明は今後の微細化
への半導体集積回路の製造に重要な価値を発揮す
るものである。
Effects of the Invention As described above, according to the present invention, by coating the resist thickly, it is possible to reduce the unevenness of the stepped portion, and also to reduce the pattern width variation rate at the stepped portion, improving resolution and sensitivity. There is no decrease in
Furthermore, since the resist film is thick, dry etching resistance is improved. In other words, the present invention exhibits important value in the production of semiconductor integrated circuits for future miniaturization.

【図面の簡単な説明】[Brief explanation of drawings]

第1図aは従来の単層レジスト法による段差部
へパターニングした断面図、同bは同aの平面
図、第2図a〜eは従来の三層構造レジスト法の
工程図、第3図a〜gは本発明の一実施例にかか
るパターン形成方法の工程図、第4図a,bは従
来例と本発明による照射特性図、第5図は本発明
の実施例にかかるパターン平面図である。 1……基板、7……ホトレジスト、7a……感
光したレジスト、7b……変質層、7c……復帰
層、8……フツ素系ガスプラズマ、9……不活性
ガスプラズマ。
Fig. 1a is a cross-sectional view of patterning on a stepped portion using the conventional single-layer resist method, Fig. 1b is a plan view of Fig. 1a, Fig. 2 a to e are process diagrams of the conventional three-layer resist method, and Fig. 3 Figures a to g are process diagrams of a pattern forming method according to an embodiment of the present invention, Figures 4a and b are irradiation characteristic diagrams according to the conventional example and the present invention, and Figure 5 is a plan view of a pattern according to an embodiment of the present invention. It is. DESCRIPTION OF SYMBOLS 1... Substrate, 7... Photoresist, 7a... Photosensitive resist, 7b... Altered layer, 7c... Recovery layer, 8... Fluorine gas plasma, 9... Inert gas plasma.

Claims (1)

【特許請求の範囲】 1 基板上に第1の放射線感応性樹脂を塗布する
工程と、放射線照射を行ない前記第1の放射線感
応性樹脂膜を放射線反応させ、前記放射線反応し
た前記第1の放射線感応性樹脂に第1のフツ素系
ガスプラズマによつて、表面処理をして変質層を
形成し、前記第1の表面処理を施して形成した変
質層表面に更に第2の酸素、窒素又はアルゴンガ
スプラズマによつて、表面処理を施す工程と、前
記第1、第2の表面処理を施した前記第1の放射
線感応性樹脂上に、第2の放射線感応性樹脂を塗
布し、選択的に放射線照射を行なう工程と、現像
処理により前記第1、第2の放射線感応性樹脂膜
を選択的に同時に除去して放射線感応性樹脂パタ
ーンを形成する工程とを備えたことを特徴とする
パターン形成方法。 2 第1及び第2の放射線感応性樹脂を同一放射
線反応機構を有するものを用いることを特徴とす
る特許請求の範囲第1項に記載のパターン形成方
法。
[Scope of Claims] 1. A step of applying a first radiation-sensitive resin on a substrate, irradiating with radiation to cause the first radiation-sensitive resin film to react with radiation, and removing the first radiation that has undergone the radiation reaction. The sensitive resin is surface-treated with a first fluorine-based gas plasma to form an altered layer, and a second oxygen, nitrogen or A step of performing surface treatment with argon gas plasma, and applying a second radiation-sensitive resin on the first radiation-sensitive resin that has been subjected to the first and second surface treatments; A pattern characterized by comprising the steps of: irradiating with radiation; and selectively and simultaneously removing the first and second radiation-sensitive resin films by development treatment to form a radiation-sensitive resin pattern. Formation method. 2. The pattern forming method according to claim 1, wherein the first and second radiation-sensitive resins have the same radiation reaction mechanism.
JP57194112A 1982-11-04 1982-11-04 Patterning method Granted JPS5984428A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57194112A JPS5984428A (en) 1982-11-04 1982-11-04 Patterning method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57194112A JPS5984428A (en) 1982-11-04 1982-11-04 Patterning method

Publications (2)

Publication Number Publication Date
JPS5984428A JPS5984428A (en) 1984-05-16
JPH035654B2 true JPH035654B2 (en) 1991-01-28

Family

ID=16319115

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57194112A Granted JPS5984428A (en) 1982-11-04 1982-11-04 Patterning method

Country Status (1)

Country Link
JP (1) JPS5984428A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005021459B3 (en) * 2005-05-10 2006-07-13 Eads Space Transportation Gmbh Mechanical rotation drive with rod-like torsion element

Also Published As

Publication number Publication date
JPS5984428A (en) 1984-05-16

Similar Documents

Publication Publication Date Title
KR0170253B1 (en) Method for etching using sylilation
US20080009138A1 (en) Method for forming pattern of a semiconductor device
JPS6323657B2 (en)
JPH07211631A (en) Multilayer resist pattern forming method
JP2829555B2 (en) Method of forming fine resist pattern
KR100675782B1 (en) Non-absorbent reticle and method of making same
JP3373147B2 (en) Photoresist film and pattern forming method thereof
KR101096194B1 (en) Method for Forming Pattern of Semiconductor Device
JP2532589B2 (en) Fine pattern formation method
JP2001358061A (en) Method for manufacturing semiconductor device
JPH0219970B2 (en)
JPH035653B2 (en)
JPH035654B2 (en)
JPH03765B2 (en)
JPH04239116A (en) Manufacture of semiconductor device
JPS59155926A (en) Forming method of pattern
JPH05848B2 (en)
JP3421268B2 (en) Pattern formation method
US6762001B2 (en) Method of fabricating an exposure mask for semiconductor manufacture
CN112946995B (en) Mask and method for forming semiconductor structure
JPH02156244A (en) Pattern forming method
JPH03283418A (en) Resist pattern forming method
JP2712407B2 (en) Method of forming fine pattern using two-layer photoresist
JP3017776B2 (en) Pattern formation method
JPWO2023182360A5 (en) Semiconductor device manufacturing method and exposure mask