JPH0361766U - - Google Patents
Info
- Publication number
- JPH0361766U JPH0361766U JP12196589U JP12196589U JPH0361766U JP H0361766 U JPH0361766 U JP H0361766U JP 12196589 U JP12196589 U JP 12196589U JP 12196589 U JP12196589 U JP 12196589U JP H0361766 U JPH0361766 U JP H0361766U
- Authority
- JP
- Japan
- Prior art keywords
- capacitor
- parallel
- control
- switching element
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims description 8
- 238000001514 detection method Methods 0.000 claims description 3
- 238000007599 discharging Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 6
Landscapes
- Television Receiver Circuits (AREA)
- Picture Signal Circuits (AREA)
Description
第１図は本考案の一実施例に係る自動利得制御
回路が組込まれたテレビジヨン受像機を示すブロ
ツク図、第２図は第１図の破線にて囲つた部分１
６の構成を具体的に示す回路図、第３図はテレビ
ジヨン受像機を示すブロツク図、第４図は第３図
中のＡＧＣ回路６の構成を具体的に示す回路図、
第５図は第４図の動作を説明するためのタイミン
グチヤート、第６図はゴースト妨害を受けた場合
の検波出力を示す波形図、第７図は従来の自動利
得制御回路を示す回路図である。
４……ＶＩＦアンプ、５……映像検波回路、１
０……端子、１１……ＡＧＣ制御部、１３……オ
ペアンプ、１４……スイツチ制御回路、１５……
選局回路、Ｃ１，Ｃ３……コンデンサ、ＳＷ……
スイツチ。
Fig. 1 is a block diagram showing a television receiver incorporating an automatic gain control circuit according to an embodiment of the present invention, and Fig. 2 shows a portion 1 surrounded by the broken line in Fig. 1.
6 is a circuit diagram specifically showing the configuration of the AGC circuit 6, FIG. 3 is a block diagram showing a television receiver, FIG. 4 is a circuit diagram specifically showing the configuration of the AGC circuit 6 in FIG.
Fig. 5 is a timing chart for explaining the operation of Fig. 4, Fig. 6 is a waveform diagram showing the detection output when ghost interference is received, and Fig. 7 is a circuit diagram showing a conventional automatic gain control circuit. be. 4...VIF amplifier, 5...video detection circuit, 1
0...terminal, 11...AGC control section, 13...operational amplifier, 14...switch control circuit, 15...
Tuning circuit, C1, C3... Capacitor, SW...
Switch.
Claims (1)
比較結果に基づいて第１のコンデンサを充放電す
ることによりＡＧＣ制御電圧を発生して映像中間
周波増幅器の利得を制御する自動利得制御回路に
おいて、 ＡＧＣの応答特性を切換えるための第２のコン
デンサと、 高入力インピーダンスのアンプと、 制御信号に基づいて前記第１及び第２のコンデ
ンサを並列接続するか又は前記第２のコンデンサ
及び前記アンプとの直列回路を前記第１のコンデ
ンサに並列接続するスイツチング素子と、 電源投入時及び選局時に前記第１のコンデンサ
に前記第２のコンデンサ及びアンプの直列回路を
並列接続させるための制御信号を前記スイツチン
グ素子に出力する制御手段とを具備したことを特
徴とする自動利得制御回路。[Claims for Utility Model Registration] Comparing the video detection output level with a predetermined reference potential and charging and discharging the first capacitor based on the comparison result to generate an AGC control voltage and control the gain of the video intermediate frequency amplifier. In the automatic gain control circuit, the first and second capacitors are connected in parallel based on a control signal, or the first and second capacitors are connected in parallel based on a control signal. a switching element that connects a series circuit of the capacitor and the amplifier in parallel to the first capacitor; and a switching element that connects the series circuit of the second capacitor and the amplifier in parallel to the first capacitor at power-on and channel selection. an automatic gain control circuit comprising control means for outputting a control signal to the switching element.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12196589U JPH0361766U (en) | 1989-10-17 | 1989-10-17 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12196589U JPH0361766U (en) | 1989-10-17 | 1989-10-17 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0361766U true JPH0361766U (en) | 1991-06-17 |
Family
ID=31669986
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12196589U Pending JPH0361766U (en) | 1989-10-17 | 1989-10-17 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0361766U (en) |
-
1989
- 1989-10-17 JP JP12196589U patent/JPH0361766U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0361766U (en) | ||
| JPH0361767U (en) | ||
| JP2511885B2 (en) | Notch filter switch circuit | |
| KR890006334Y1 (en) | Intermediate frequency circuit for multi-system sound receiver | |
| JPS6017972Y2 (en) | television receiver | |
| JPH0215414Y2 (en) | ||
| JPS5819519U (en) | automatic gain control device | |
| JPS5924225Y2 (en) | Muting circuit of television receiver | |
| JPS6397971U (en) | ||
| JPS6211085Y2 (en) | ||
| JPS6244602Y2 (en) | ||
| JPS6024025Y2 (en) | signal control circuit | |
| JPS645395Y2 (en) | ||
| JPH0535628Y2 (en) | ||
| JPS63191776U (en) | ||
| JPH02138921U (en) | ||
| JPH0224682U (en) | ||
| JPS6086910A (en) | Amplifier cirlcuit of video signal | |
| JPH02128489U (en) | ||
| JPS6358510B2 (en) | ||
| JPS60184368U (en) | Television receiver malfunction prevention circuit | |
| JPS6251886U (en) | ||
| JPS598965B2 (en) | Noise removal circuit | |
| JPS6188379U (en) | ||
| JPS6157662U (en) |