JPH0397675U - - Google Patents

Info

Publication number
JPH0397675U
JPH0397675U JP592190U JP592190U JPH0397675U JP H0397675 U JPH0397675 U JP H0397675U JP 592190 U JP592190 U JP 592190U JP 592190 U JP592190 U JP 592190U JP H0397675 U JPH0397675 U JP H0397675U
Authority
JP
Japan
Prior art keywords
output
logical product
product means
frequency divider
logical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP592190U
Other languages
Japanese (ja)
Other versions
JPH0745025Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP592190U priority Critical patent/JPH0745025Y2/en
Publication of JPH0397675U publication Critical patent/JPH0397675U/ja
Application granted granted Critical
Publication of JPH0745025Y2 publication Critical patent/JPH0745025Y2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Electric Clocks (AREA)
  • Measuring Frequencies, Analyzing Spectra (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの考案の実施例を示すブロツク図、
第2図はその動作例を示すタイムチヤート、第3
図はこの考案の他の実施例を示すブロツク図であ
る。
Figure 1 is a block diagram showing an embodiment of this invention.
Figure 2 is a time chart showing an example of its operation, and Figure 3 is a time chart showing an example of its operation.
The figure is a block diagram showing another embodiment of this invention.

Claims (1)

【実用新案登録請求の範囲】 被測定信号が供給され、その周波数を分周する
分周器と、 基準クロツク信号を発生する基準発振器と、 上記基準クロツク信号と上記分周器の出力との
論理積をとる第1論理積手段と、 上記基準クロツク信号と、上記被測定信号と、
上記分周器の出力との論理積をとる第2論理積手
段と、 上記第1論理積手段の出力と、上記第2論理積
手段の出力とを切替えて取出すスイツチ手段と、 そのスイツチ手段により取出された上記第1論
理積手段の出力及び上記第2論理積手段の出力を
それぞれ上記分周器の出力の半周期の間計数する
計数器と、 その計数器で計数された上記第1論理積手段の
出力の値に対する上記第2論理積手段の出力の値
の比を演算する演算手段と、 を具備するパルスのデイテイ比測定器。
[Claims for Utility Model Registration] A frequency divider to which a signal under test is supplied and divides its frequency; a reference oscillator that generates a reference clock signal; and logic between the reference clock signal and the output of the frequency divider. a first logical product means for taking a product; the reference clock signal; and the signal under test;
a second logical product means for performing a logical product with the output of the frequency divider; a switch means for switching and outputting the output of the first logical product means and the output of the second logical product means; a counter that counts the extracted outputs of the first logical product means and the second logical product means for a half period of the output of the frequency divider; and the first logical device counted by the counter. A pulse date ratio measuring device, comprising: arithmetic means for calculating the ratio of the output value of the second logical product means to the value of the output of the product means;
JP592190U 1990-01-24 1990-01-24 Pulse duty ratio measuring instrument Expired - Fee Related JPH0745025Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP592190U JPH0745025Y2 (en) 1990-01-24 1990-01-24 Pulse duty ratio measuring instrument

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP592190U JPH0745025Y2 (en) 1990-01-24 1990-01-24 Pulse duty ratio measuring instrument

Publications (2)

Publication Number Publication Date
JPH0397675U true JPH0397675U (en) 1991-10-08
JPH0745025Y2 JPH0745025Y2 (en) 1995-10-11

Family

ID=31509608

Family Applications (1)

Application Number Title Priority Date Filing Date
JP592190U Expired - Fee Related JPH0745025Y2 (en) 1990-01-24 1990-01-24 Pulse duty ratio measuring instrument

Country Status (1)

Country Link
JP (1) JPH0745025Y2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019007886A (en) * 2017-06-27 2019-01-17 ラピスセミコンダクタ株式会社 Duty cycle detection circuit and duty cycle detection method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019007886A (en) * 2017-06-27 2019-01-17 ラピスセミコンダクタ株式会社 Duty cycle detection circuit and duty cycle detection method

Also Published As

Publication number Publication date
JPH0745025Y2 (en) 1995-10-11

Similar Documents

Publication Publication Date Title
JPH0397675U (en)
JPS6310471U (en)
JPH044429U (en)
JPH0338931U (en)
JPH01267491A (en) Time difference measuring circuit
JPH057592Y2 (en)
JPH029897U (en)
JPH0292863U (en)
JPH0377564U (en)
JPH0466816U (en)
JPH0391996U (en)
JPS63122874U (en)
JPH0466817U (en)
JPH01179295U (en)
JPH01126746U (en)
JPH02128966U (en)
JPS6367974U (en)
JPS60193433U (en) electronic thermometer
JPH02146313U (en)
JPS63126872U (en)
JPH0299367U (en)
JPS645532U (en)
JPS62154540U (en)
JPH0370427U (en)
JPS63147037U (en)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees