JPH04100291A - Manufacture of optical semiconductor device - Google Patents

Manufacture of optical semiconductor device

Info

Publication number
JPH04100291A
JPH04100291A JP21862190A JP21862190A JPH04100291A JP H04100291 A JPH04100291 A JP H04100291A JP 21862190 A JP21862190 A JP 21862190A JP 21862190 A JP21862190 A JP 21862190A JP H04100291 A JPH04100291 A JP H04100291A
Authority
JP
Japan
Prior art keywords
region
well structure
quantum well
epitaxial layer
mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP21862190A
Other languages
Japanese (ja)
Other versions
JP2890745B2 (en
Inventor
Chikashi Anayama
穴山 親志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP21862190A priority Critical patent/JP2890745B2/en
Publication of JPH04100291A publication Critical patent/JPH04100291A/en
Application granted granted Critical
Publication of JP2890745B2 publication Critical patent/JP2890745B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y20/00Nanooptics, e.g. quantum optics or photonic crystals
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/026Monolithically integrated components, e.g. waveguides, monitoring photo-detectors, drivers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/02Structural details or components not essential to laser action
    • H01S5/026Monolithically integrated components, e.g. waveguides, monitoring photo-detectors, drivers
    • H01S5/0265Intensity modulators
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/10Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/10Construction or shape of the optical resonator, e.g. extended or external cavity, coupled cavities, bent-guide, varying width, thickness or composition of the active region
    • H01S5/1053Comprising an active region having a varying composition or cross-section in a specific direction
    • H01S5/106Comprising an active region having a varying composition or cross-section in a specific direction varying thickness along the optical axis
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/20Structure or shape of the semiconductor body to guide the optical wave ; Confining structures perpendicular to the optical axis, e.g. index or gain guiding, stripe geometry, broad area lasers, gain tailoring, transverse or lateral reflectors, special cladding structures, MQW barrier reflection layers
    • H01S5/2054Methods of obtaining the confinement
    • H01S5/2077Methods of obtaining the confinement using lateral bandgap control during growth, e.g. selective growth, mask induced
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/20Structure or shape of the semiconductor body to guide the optical wave ; Confining structures perpendicular to the optical axis, e.g. index or gain guiding, stripe geometry, broad area lasers, gain tailoring, transverse or lateral reflectors, special cladding structures, MQW barrier reflection layers
    • H01S5/22Structure or shape of the semiconductor body to guide the optical wave ; Confining structures perpendicular to the optical axis, e.g. index or gain guiding, stripe geometry, broad area lasers, gain tailoring, transverse or lateral reflectors, special cladding structures, MQW barrier reflection layers having a ridge or stripe structure
    • H01S5/227Buried mesa structure ; Striped active layer
    • H01S5/2272Buried mesa structure ; Striped active layer grown by a mask induced selective growth
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01SDEVICES USING THE PROCESS OF LIGHT AMPLIFICATION BY STIMULATED EMISSION OF RADIATION [LASER] TO AMPLIFY OR GENERATE LIGHT; DEVICES USING STIMULATED EMISSION OF ELECTROMAGNETIC RADIATION IN WAVE RANGES OTHER THAN OPTICAL
    • H01S5/00Semiconductor lasers
    • H01S5/30Structure or shape of the active region; Materials used for the active region
    • H01S5/34Structure or shape of the active region; Materials used for the active region comprising quantum well or superlattice structures, e.g. single quantum well [SQW] lasers, multiple quantum well [MQW] lasers or graded index separate confinement heterostructure [GRINSCH] lasers

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Nanotechnology (AREA)
  • Physics & Mathematics (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biophysics (AREA)
  • Optics & Photonics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Semiconductor Lasers (AREA)

Abstract

PURPOSE:To obtain a manufacturing method excellent in yield wherein the number of times of growth is reduced and the controllability of wavelength is improved, by making a first epitaxial layer thicker than a second epitaxial layer, and making the height of the second epitaxial layer effectively equal to a part of the first epitaxial layer. CONSTITUTION:In the case of selective growth using selection mask, the growth speed changes remarkably. The growth speed in a first belt type region 1c can be controlled by changing the width and the covering area of a selection mask 3. By using the difference of the growth speed, the thickness ratio of a first quamtum well structure 6a to a second quantum well structure 6b can be changed. Thereby the ratio of the quantum level energy gap of the first quantum well structure 6a to the quantum level energy gap of the second quantum well structure 6b can be easily controlled. Further, since the surface height of the first region 1a is made lower than that of the second region 1b to begin with, the heights of the first quantum well structure 6a and the second quantum well structure 6b can be controlled to be equal, by epitaxially growing the first belt type region 1c and the second region 1b at the same time.

Description

【発明の詳細な説明】 〔概要〕 光半導体装置の製造方法に係り、特にモノリシック型外
部変調器付半導体レーザの製造方法に関製造が容易で歩
留りが高く、かつ波長制御性を向上させる製造方法の提
供を目的とし 半導体基板の所定の領域を覆う第1のマスクを形成した
後該半導体基板をエツチングし1表面が該所定の領域よ
り低い第1の領域を形成する工程と、該所定の領域を第
2の領域とし、該第1の領域に第2のマスクを形成して
該第2の領域に接続する帯状の第1の領域を露出した後
、該帯状の第1の領域と該第2の領域に同時にエピタキ
シャル成長を行い、該帯状の第1の領域に第1のエピタ
キシャル層、該第2の領域に第2のエピタキシャル層を
形成する工程とを有し、該第1のエピタキシャル層の厚
さは該第2のエピタキシャル層の厚さより大きく、該第
2のエピタキシャル層の高さは該第1のエピタキシャル
層の一部の高さと実質的に等しく形成する光半導体装置
の製造方法により構成する。
[Detailed Description of the Invention] [Summary] A manufacturing method that is easy to manufacture, has a high yield, and improves wavelength controllability, relating to a method of manufacturing an optical semiconductor device, particularly a method of manufacturing a semiconductor laser with a monolithic external modulator. forming a first mask covering a predetermined region of a semiconductor substrate and etching the semiconductor substrate to form a first region whose surface is lower than the predetermined region; is a second region, and after forming a second mask on the first region to expose a strip-shaped first region connected to the second region, the strip-shaped first region and the first strip-shaped region are connected to the second region. a step of simultaneously performing epitaxial growth on two regions, forming a first epitaxial layer on the strip-shaped first region and a second epitaxial layer on the second region; The thickness is greater than the thickness of the second epitaxial layer, and the height of the second epitaxial layer is formed by a method of manufacturing an optical semiconductor device that is substantially equal to the height of a portion of the first epitaxial layer. do.

また、前記第1のエピタキシャル層は第1の量子井戸構
造を含み、前記第2のエピタキシャル層は第2の量子井
戸構造を含み、該第1の量子井戸構造をレーザの発光部
のコアとし、該第2の量子井戸構造を光変調部のコアと
する光半導体装置の製造方法により構成する。
Further, the first epitaxial layer includes a first quantum well structure, the second epitaxial layer includes a second quantum well structure, and the first quantum well structure is used as a core of a light emitting part of the laser, A method for manufacturing an optical semiconductor device is constructed in which the second quantum well structure is used as a core of an optical modulation section.

〔産業上の利用分野〕[Industrial application field]

本発明は光半導体装置の製造方法に係り、特にモノリシ
ック型外部変調器付半導体レーザの製造方法に関する。
The present invention relates to a method of manufacturing an optical semiconductor device, and more particularly to a method of manufacturing a monolithic semiconductor laser with an external modulator.

将来の超高速伝送の光通信用素子として、波長チャーピ
ングの少ないレーザ素子が要求されている。従来からか
かる要求に応える素子として、外部変調器付分布帰還型
レーザが提案されている。
Laser devices with less wavelength chirping are required as future optical communication devices for ultra-high-speed transmission. Distributed feedback lasers with external modulators have been proposed as devices that meet these demands.

〔従来の技術〕[Conventional technology]

第5図は従来の外部変調器付分布帰還型レーザを説明す
るための断面図で、 la、 lbは半導体基板。
FIG. 5 is a cross-sectional view for explaining a conventional distributed feedback laser with an external modulator, and la and lb are semiconductor substrates.

6aはレーザ領域の多重量子井戸構造、 6bは変調器
領域の多重量子井戸構造+ 7a、 7bは導波層、1
0はクラッド層、8は回折格子、11はコンタクト層。
6a is a multiple quantum well structure in the laser region, 6b is a multiple quantum well structure in the modulator region + 7a, 7b is a waveguide layer, 1
0 is a cladding layer, 8 is a diffraction grating, and 11 is a contact layer.

15は保護膜、16はP電極、17はn電極、19はエ
ツチングストップ層を表す。
15 represents a protective film, 16 represents a P electrode, 17 represents an N electrode, and 19 represents an etching stop layer.

レーザ領域の多重量子井戸構造6aと変調器領域の多重
量子井戸構造6bの形成は次のようにする。
The multiple quantum well structure 6a in the laser region and the multiple quantum well structure 6b in the modulator region are formed as follows.

まず、レーザ領域の多重量子井戸構造6aの積層を、M
OVPE法またはMBE法で全面に成長する。その構成
は1例えば次の如くである。
First, the multi-quantum well structure 6a in the laser region is stacked with M
Grows on the entire surface by OVPE method or MBE method. Its configuration is as follows, for example.

InGaAsP(波長1−3 μm) 80人 5層I
nGaAs          80人 4層次に、変
調器領域に形成されているこの積層をエツチングにより
除去し、レーザ領域をマスクして変調器領域に多重量子
井戸構造6bをMOVPE法またはMBE法で成長する
。その構成は9例えば次の如くである。
InGaAsP (wavelength 1-3 μm) 80 people 5 layers I
4 layers of nGaAs 80 people Next, this laminated layer formed in the modulator region is removed by etching, the laser region is masked, and a multiple quantum well structure 6b is grown in the modulator region by MOVPE or MBE. Its structure is as follows, for example.

InGaAsP(波長1.3 um) 80人 5層I
r1l;aAs         60人 4層変調器
領域の多重量子井戸構造6bの繰り返し周期の距離はレ
ーザ領域の多重量子井戸構造6aのそれより短い。
InGaAsP (wavelength 1.3 um) 80 people 5 layers I
r1l;aAs 60 people The distance of the repetition period of the multiple quantum well structure 6b in the four-layer modulator region is shorter than that of the multiple quantum well structure 6a in the laser region.

第4図は多重量子井戸構造のエネルギー準位を示す図で
、(a)はレーザ領域、(b)は変調器領域である。
FIG. 4 is a diagram showing energy levels of a multiple quantum well structure, in which (a) shows a laser region and (b) shows a modulator region.

変調器領域の多重量子井戸構造6bの量子準位間のエネ
ルギーギャップE□はレーザ領域の多重量子井戸構造6
aのエネルギーギャップEgIより大きくなっている。
The energy gap E□ between the quantum levels of the multiple quantum well structure 6b in the modulator region is equal to the energy gap E□ of the multiple quantum well structure 6b in the laser region.
It is larger than the energy gap EgI of a.

そして、変調器領域に電圧を印加した時、変調器領域の
多重量子井戸構造6bのエネルギーギャップがレーザ領
域の多重量子井戸構造6aのそれと等しくなるように調
節される。
When a voltage is applied to the modulator region, the energy gap of the multiple quantum well structure 6b in the modulator region is adjusted to be equal to that of the multiple quantum well structure 6a in the laser region.

ところが、レーザ領域の多重量子井戸構造6aと変調器
領域の多重量子井戸構造6bは独立に形成するので、波
長を合わせるために、また光結合を良くするためには、
製造過程で厳密な制御が必要となり1歩留りが落ちると
いう問題がある。また成長回数が複数回になるため歩留
りがさらに落ちスルーブツトが低いといった問題があっ
た。
However, since the multiple quantum well structure 6a in the laser region and the multiple quantum well structure 6b in the modulator region are formed independently, in order to match the wavelength and improve optical coupling,
There is a problem that strict control is required during the manufacturing process, resulting in a drop in yield. Further, since the number of growths is multiple, there is a problem that the yield is further reduced and the throughput is low.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

本発明は、レーザ領域の量子井戸構造6aと変調器領域
の量子井戸構造6bを同時にエピタキシャル成長するこ
とにより成長回数を減らし、かつ波長の制御性を向上さ
せる歩留りのよい製造方法を提供することを目的とする
An object of the present invention is to provide a high-yield manufacturing method that reduces the number of times of growth and improves wavelength controllability by simultaneously epitaxially growing a quantum well structure 6a in a laser region and a quantum well structure 6b in a modulator region. shall be.

〔課題を解決するための手段〕[Means to solve the problem]

第1図(a)〜(c)は本発明の詳細な説明するための
図で、1は半導体基板、 laは第1の領域、 lbは
第2の領域、2は第1のマスク、3は第2のマスク、 
4a、 5a、 6a、 7aは第1のエピタキシャル
層で6aは第1の量子井戸構造、 4b、 5b、 6
b、 7bは第2のエピタキシャル層で6bは第2の量
子井戸構造を表す。
1(a) to (c) are diagrams for explaining the present invention in detail, in which 1 is a semiconductor substrate, la is a first region, lb is a second region, 2 is a first mask, 3 is the second mask,
4a, 5a, 6a, 7a are the first epitaxial layers, 6a is the first quantum well structure, 4b, 5b, 6
b, 7b represents the second epitaxial layer, and 6b represents the second quantum well structure.

上記課題は、半導体基板1の所定の領域1bを覆う第1
のマスク2を形成した後該半導体基板1をエツチングし
1表面が該所定の領域ibより低い第1の領域1aを形
成する工程と、該所定の領域1bを第2の領域とし、該
第1の領域1aに第2のマスク3を形成して該第2の領
域1bに接続する帯状の第1の領域1cを露出した後、
該帯状の第1の領域1cと該第2の領域1bに同時にエ
ピタキシャル成長を行い、該帯状の第1の領域1cに第
1のエピタキシャル層4a+ 5a+ 6a+ 7a+
該第2の領域1bに第2のエピタキシャル層4b、 5
b、 6b、 7bを形成する工程とを有し、該第1の
エピタキシャル層4a+ 5a+ 6a。
The above-mentioned problem is solved by the first
After forming a mask 2, etching the semiconductor substrate 1 to form a first region 1a whose surface is lower than the predetermined region ib; After forming a second mask 3 in the region 1a to expose the strip-shaped first region 1c connected to the second region 1b,
Epitaxial growth is performed simultaneously on the strip-shaped first region 1c and the second region 1b, and a first epitaxial layer 4a+ 5a+ 6a+ 7a+ is formed on the strip-shaped first region 1c.
A second epitaxial layer 4b, 5 is formed in the second region 1b.
b, 6b, and 7b, and the first epitaxial layer 4a+ 5a+ 6a.

7aの厚さは該第2のエピタキシャル層4b、 5b、
 6b。
The thickness of 7a is the same as that of the second epitaxial layer 4b, 5b,
6b.

7bの厚さより大きく、該第2のエピタキシャル層4b
、 5b、 6b、 7bの高さは該第1のエピタキシ
ャル層4a、 5a、 6a、 7aの一部の高さと実
質的に等しく形成する光半導体装置の製造方法によって
解決される。
7b, the second epitaxial layer 4b
, 5b, 6b, and 7b are solved by a method for manufacturing an optical semiconductor device in which the heights of the first epitaxial layers 4a, 5a, 6a, and 7b are formed substantially equal to the height of a portion of the first epitaxial layers 4a, 5a, 6a, and 7a.

また、半導体基板1の第1の領域1aに該第1の領域1
aを帯状に露出するマスク3を形成し、該マスク3をマ
スクにして該第1の領域1a及びそれに連続する第2の
領域1bをエツチングし、該第1の領域1aに底面がエ
ツチングされた第2の領域1bの表面より低い溝1dを
形成し、つづいて該溝1d及び該第2の領域1bに同時
にエピタキシャル成長を行い、該溝1dに第1のエピタ
キシャル層4a、 5a、 6a。
Further, the first region 1 is placed in the first region 1a of the semiconductor substrate 1.
A mask 3 was formed to expose the region a in a band shape, and the first region 1a and the second region 1b continuous thereto were etched using the mask 3 as a mask, so that the bottom surface was etched in the first region 1a. A groove 1d lower than the surface of the second region 1b is formed, and then epitaxial growth is performed simultaneously on the groove 1d and the second region 1b, and first epitaxial layers 4a, 5a, 6a are formed in the groove 1d.

7a、該第2の領域1bに第2のエピタキシャル層4b
7a, a second epitaxial layer 4b in the second region 1b;
.

5b、 6b、 7bを形成する工程を有し、該第1の
エピタキシャル層4a、 5a、 6a、 7aの厚さ
は該第2のエピタキシャル層4b、 5b、 6b、 
7bの厚さより太き(。
5b, 6b, 7b, the thickness of the first epitaxial layer 4a, 5a, 6a, 7a is the same as that of the second epitaxial layer 4b, 5b, 6b,
Thicker than the thickness of 7b (.

該第2のエピタキシャル層4b、 5b、 6b、 7
bの高さは該第1のエピタキシャル層4a、 5a+ 
6a、 7aの一部の高さと実質的に等しく形成する光
半導体装置の製造方法によって解決される。
The second epitaxial layer 4b, 5b, 6b, 7
The height of b is the first epitaxial layer 4a, 5a+
The problem is solved by a method of manufacturing an optical semiconductor device in which the height of the parts 6a and 7a is substantially equal.

また、前記第1のエピタキシャル層4a、 5a、 6
a。
Further, the first epitaxial layers 4a, 5a, 6
a.

7aはダブルヘテロ構造で第1の量子井戸構造6aを含
み、前記第2のエピタキシャル層4b、 5b、 6b
7a is a double heterostructure including a first quantum well structure 6a, and the second epitaxial layers 4b, 5b, 6b.
.

7bはダブルヘテロ構造で第2の量子井戸構造6bを含
み、該第1の量子井戸構造6aの厚さは該第2の量子井
戸構造6bの厚さより大きく、該第2の量子井戸構造6
bの高さは該第1の量子井戸構造6aの一部の高さと等
しく、該第1の量子井戸構造6aをレーザの発光部のコ
アとし、該第2の量子井戸構造6bを光変調部のコアと
する光半導体装置の製造方法によって解決される。
7b is a double heterostructure and includes a second quantum well structure 6b, the thickness of the first quantum well structure 6a is greater than the thickness of the second quantum well structure 6b, and the second quantum well structure 6
The height of b is equal to the height of a part of the first quantum well structure 6a, the first quantum well structure 6a is used as the core of the light emitting part of the laser, and the second quantum well structure 6b is used as the light modulation part. The problem is solved by a method for manufacturing an optical semiconductor device that has the core of

〔作用] 選択マスクを用いた選択成長によれば、成長速度が非常
に変化する。また9選択マスクを用いれば、エツチング
速度も非常に変化する。
[Effect] According to selective growth using a selective mask, the growth rate changes significantly. Also, if a 9-select mask is used, the etch rate will also vary greatly.

帯状の第1の領域1cでの成長速度は、その幅及び選択
マスク3の覆う面積を変えることにより制御することが
できる。従って、この成長速度の違いを利用して、第1
の量子井戸構造6aと第2の量子井戸構造6bの厚さの
割合を変えることができる。
The growth rate in the strip-shaped first region 1c can be controlled by changing its width and the area covered by the selection mask 3. Therefore, by taking advantage of this difference in growth speed, the first
The ratio of the thicknesses of the first quantum well structure 6a and the second quantum well structure 6b can be changed.

これにより、第1の量子井戸構造6aの量子準位間のエ
ネルギーギャップと第2の量子井戸構造6bの量子準位
間のエネルギーギャップの比を制御することが容易であ
る。
This makes it easy to control the ratio of the energy gap between the quantum levels of the first quantum well structure 6a and the energy gap between the quantum levels of the second quantum well structure 6b.

しかも、初めに第1の領域1aの表面の高さを第2の領
域1bの表面より低く形成しであるため、帯状の第1の
領域1cと第2の領域1bへ同時にエピタキシャル成長
することにより、第1の量子井戸構造6aと第2の量子
井戸構造6bの高さを揃えるように調節することができ
る。このようにすれば、第1の量子井戸構造6aと第2
の量子井戸構造6bの光結合性がよくなる。
Moreover, since the height of the surface of the first region 1a is initially formed to be lower than the surface of the second region 1b, by epitaxially growing the strip-shaped first region 1c and the second region 1b at the same time, The heights of the first quantum well structure 6a and the second quantum well structure 6b can be adjusted to be the same. In this way, the first quantum well structure 6a and the second
The optical coupling property of the quantum well structure 6b is improved.

初めに第1の領域1aと第2の領域1bに段差を形成す
るため2選択マスク3を用いることもできる。
A two-selection mask 3 can also be used to first form a step between the first region 1a and the second region 1b.

帯状の第1の領域1cを露出するマスクを用いてエツチ
ングすると、マスクの影響で帯状の第1の領域1cがマ
スクの影響がない第2の領域1bに比べてエツチング速
度が大きくなり、第1の領域1aと第2の領域1bに段
差が形成されるのである。
When etching is performed using a mask that exposes the strip-shaped first region 1c, the etching rate of the strip-shaped first region 1c becomes higher due to the influence of the mask than that of the second region 1b, which is not affected by the mask. A step is formed between the region 1a and the second region 1b.

さらに、第1の量子井戸構造6aと第2の量子井戸構造
6bは一回の成長で得られるから、工程が簡単で歩留り
がよ(、スルーブツトが向上する。
Furthermore, since the first quantum well structure 6a and the second quantum well structure 6b can be obtained by one-time growth, the process is simple and the yield is high (throughput is improved).

第1の量子井戸構造6aをレーザの発光部のコアとし、
第2の量子井戸構造6bを光変調部のこコアとすれば、
良好な外部変調器付半導体レーザが得られる。
The first quantum well structure 6a is used as the core of the light emitting part of the laser,
If the second quantum well structure 6b is used as the saw core of the optical modulation section,
A good semiconductor laser with an external modulator can be obtained.

〔実施例〕〔Example〕

第2図(a)〜(m)は ための図であり、以下。 Figure 2 (a) to (m) are Below is a diagram for.

ら説明する。I will explain.

実施例の工程を説明する これらの図を参照しなが 第2図(a)参照 半導体基板1として、n・−InP基板を用いる。Explaining the process of the example Please refer to these figures. See Figure 2(a) As the semiconductor substrate 1, an n·-InP substrate is used.

第1のマスク2を第2の領域1bに形成する。第1のマ
スク2は5iOzをスパッタして形成し、n゛−InP
基板1との密着性は低い。第2の領域ibは変調器を形
成する領域である。
A first mask 2 is formed in the second region 1b. The first mask 2 is formed by sputtering 5iOz, and is made of n-InP.
Adhesion to the substrate 1 is low. The second region ib is the region forming the modulator.

第1のマスク2をマスクにしてn”−1nP基板1をB
rメタノール でエツチングする。エツチングはマスク
の下まで回り込み、スムースな段差が形成され2表面が
第2の領域1bの表面より低い第1の領域1aが形成さ
れる。段差は約0.1 μmである。第1の領域1aは
レーザを形成する領域である。
Using the first mask 2 as a mask, the n''-1nP substrate 1 is
Etch with methanol. The etching goes around to the bottom of the mask, forming a smooth step and forming a first region 1a whose two surfaces are lower than the surface of the second region 1b. The step difference is approximately 0.1 μm. The first region 1a is a region where a laser is formed.

第2図(b)参照 第1の領域1aに第2のマスク3を形成する。See Figure 2(b) A second mask 3 is formed in the first region 1a.

第2のマスク3は熱CVD法によりSiO□を堆積し1
選択成長マスクとしてエツチング成形する。
The second mask 3 is made by depositing SiO□ by thermal CVD method.
Etching is performed as a selective growth mask.

露出する帯状の第1の領域1cの幅は30μmであり、
その両側の第2のマスク3の幅は100μmである。
The width of the exposed strip-shaped first region 1c is 30 μm,
The width of the second mask 3 on both sides thereof is 100 μm.

第2図(c)参照 MOCVD法により、成長温度590°Cで、帯状の第
1の領域1cと第2の領域1bに同時に連続的にエピタ
キシャル成長を行う。第2図(c)は成長後のA−A断
面図を示す。
Referring to FIG. 2(c), epitaxial growth is simultaneously and continuously performed on the band-shaped first region 1c and the second region 1b at a growth temperature of 590° C. using the MOCVD method. FIG. 2(c) shows an AA cross-sectional view after growth.

0.1  μm (4a) 4b  バッファ層  n”−InP(5a
) 5b  導波層 Siドープn−1nGaAsP(
発光波長1.3μm)  200人 (6a) 6b  多重量子井戸構造 (発光波長1.3μm) アンドープInGaAsP  60人 6層アンドープ
InGaAs  60人 5層(7a) 7b  導波
層 Znドープp−1nGaAsP(発光波長1.3μ
m)  0.14μm6aは第1の多重量子井戸構造、
 6bは第2の多重量子井戸構造であり、 4a〜7a
は帯状の第1の領域1cへの成長、 4b〜7bは第2
の領域1bへの成長であり、さらに、上に示した厚さは
第2の領域lb上のものである。帯状の第1の領域1c
上での厚さは。
0.1 μm (4a) 4b Buffer layer n”-InP (5a
) 5b Waveguide layer Si-doped n-1nGaAsP (
Emission wavelength 1.3 μm) 200 people (6a) 6b Multiple quantum well structure (emission wavelength 1.3 μm) Undoped InGaAsP 60 people 6-layer undoped InGaAs 60 people 5 layers (7a) 7b Waveguide layer Zn-doped p-1nGaAsP (emission wavelength 1.3μ
m) 0.14 μm 6a is the first multiple quantum well structure,
6b is the second multiple quantum well structure, 4a to 7a
4b to 7b are the growth to the band-shaped first region 1c, and 4b to 7b are the second region 1c.
furthermore, the thickness shown above is on the second region lb. Band-shaped first region 1c
The thickness at the top.

上に示した値の約1.3倍となる。This is approximately 1.3 times the value shown above.

第1の多重量子井戸構造6aと第2の多重量子井戸構造
6bの中心はほぼ同じ高さとなる。
The centers of the first multiple quantum well structure 6a and the second multiple quantum well structure 6b are approximately at the same height.

第2図(d)参照 第2のマスク3を剥離し、導波層7aにピッチ2400
人の1次回折格子8を形成する。
Referring to FIG. 2(d), the second mask 3 is peeled off and the waveguide layer 7a is coated with a pitch of 2400.
A human first-order diffraction grating 8 is formed.

第2図(e)参照 第2の領域1bに第3のマスク9を形成する。See Figure 2(e) A third mask 9 is formed in the second region 1b.

第3のマスク9は熱CVD法により5iOzを堆積し1
選択成長マスクとしてエツチング成形する。
The third mask 9 is made by depositing 5 iOz by thermal CVD method.
Etching is performed as a selective growth mask.

露出する帯状の第2の領域の幅は30μmであり、その
両側の第2のマスク3の幅は100μmである。第2図
(e)はその状態の斜視図である。
The width of the exposed band-shaped second region is 30 μm, and the width of the second mask 3 on both sides thereof is 100 μm. FIG. 2(e) is a perspective view of this state.

第2図(f)参照 全面に厚さ1.0μmのZnドープp−InPクラッド
層10を成長し2次いで、厚さ0.2μmのZnドープ
p”−1nGaAsP(発光波長1.3μm)のキャッ
プ層11を成長する。ただし、この厚さは第1の領域l
a上の厚さで、第2の領域lb上での厚さはこの値の約
1゜3倍となる。
Referring to FIG. 2(f), a Zn-doped p-InP cladding layer 10 with a thickness of 1.0 μm is grown on the entire surface, and then a cap of Zn-doped p”-1nGaAsP (emission wavelength 1.3 μm) with a thickness of 0.2 μm is grown. A layer 11 is grown, provided that this thickness is different from that of the first region l.
The thickness on the second region lb is approximately 1.3 times this value.

第2図(g)参照 この図は上面図である。上面に第1の領域(レーザ領域
)と第2の領域(変調器領域)の間に幅300 μmの
窓をもつ5iOzの第4のマスク12を形成する。
See FIG. 2(g). This figure is a top view. A fourth mask 12 of 5 iOz having a window of width 300 μm between the first region (laser region) and the second region (modulator region) is formed on the upper surface.

第2図(h)参照 第4のマスク12をマスクにしてキャップ層11をを選
択エツチングによって除去する。
Referring to FIG. 2(h), the cap layer 11 is removed by selective etching using the fourth mask 12 as a mask.

第2図(i)参照 この図は上面図である。上面に第1の領域(レーザ領域
)と第2の領域(変調器領域)にまたがり、第1のエピ
タキシャル層及び第1のエピタキシャル層の上に2幅3
0μmの幅のストライブ状のSiO□の第5のマスク1
3を形成する。
See FIG. 2(i). This figure is a top view. 2 width 3 on the top surface spanning the first region (laser region) and the second region (modulator region), on the first epitaxial layer and on the first epitaxial layer.
Fifth mask 1 of striped SiO□ with a width of 0 μm
form 3.

第2図(D参照 この図はB−B断面図である。第5のマスク13をマス
クにして、n′″−1nP基板1までメサエッチングを
行う。
FIG. 2 (see D) This figure is a sectional view taken along the line B-B. Using the fifth mask 13 as a mask, mesa etching is performed up to the n'''-1nP substrate 1.

第2図(k)参照 メサエッチングした場所にMOVPE法により高抵抗の
FeドープInP 14を埋込み成長する。
Referring to FIG. 2(k), high-resistance Fe-doped InP 14 is embedded and grown in the mesa-etched area by MOVPE.

第2図(1)参照 埋込み層14の上にSin、の保護膜15をつけ、レー
ザ領域と変調器領域にコンタクトホールを形成し。
FIG. 2(1) A protective film 15 of Sin is placed on the reference buried layer 14, and contact holes are formed in the laser region and modulator region.

Ti/Pt/Auのp電極16を形成する。また、裏面
にはAuGe/八Uのnへ極17を形成する。
A p-electrode 16 of Ti/Pt/Au is formed. Further, on the back surface, a pole 17 is formed to n of AuGe/8U.

第2図(w+)参照 この図はA−A断面図である。へき開によって端面を形
成し、その端面に無反射コート膜18を形成する。
Refer to FIG. 2 (w+). This figure is a sectional view taken along line A-A. An end face is formed by cleavage, and a non-reflection coating film 18 is formed on the end face.

このようにして、モノリシック型外部変調器付分布帰還
型レーザが作製できた。
In this way, a monolithic external modulator-equipped distributed feedback laser was fabricated.

第3図(a)、 (b)は他の実施例の工程を説明する
ための図である。
FIGS. 3(a) and 3(b) are diagrams for explaining the steps of another embodiment.

この例は第1の領域1aと第2の領域1bに段差を形成
するのに前述の第2のマスク3を使用するものである。
In this example, the second mask 3 described above is used to form a step between the first region 1a and the second region 1b.

第3図(a)参照 半導体基板1にマスク3を形成する。マスク3は熱CV
D法によりSiO□を堆積し9選択成長マスクとしてエ
ツチング成形する。露出する帯状の第1の領域1cの幅
は30μmであり、その両側の第2のマスク3の幅は1
00μmである。
Referring to FIG. 3(a), a mask 3 is formed on a semiconductor substrate 1. Mask 3 is thermal CV
SiO□ is deposited by method D and etched as a 9-selective growth mask. The width of the exposed band-shaped first region 1c is 30 μm, and the width of the second mask 3 on both sides thereof is 1
00 μm.

第3図(b)参照 マスク3をマスクにして帯状の第1の領域1cと第2の
領域1bをエツチングする。
Using the reference mask 3 in FIG. 3(b) as a mask, the band-shaped first region 1c and second region 1b are etched.

帯状の第1の領域1cでは第2の領域1bよりエツチン
グ速度が大きく、エツチングされた第2の領域1bの表
面より深くエツチングされ、溝1dが形成される。
The band-shaped first region 1c is etched at a higher etching rate than the second region 1b, and is etched deeper than the etched surface of the second region 1b, forming a groove 1d.

それ以降の工程は、前述の実施例の第2図(c)〜(a
+)の工程と同様である。
The subsequent steps are shown in FIGS. 2(c) to (a) of the above-mentioned embodiment.
The process is similar to +).

この実施例では第1の領域1aと第2の領域1bに段差
を形成するマスクと、第1の領域1aと第2の領域1b
にエピタキシャル成長を行うマスクを共用できるから工
数削減のメリットがある。
In this embodiment, a mask that forms a step between the first region 1a and the second region 1b, and a mask that forms a step between the first region 1a and the second region 1b are used.
This has the advantage of reducing man-hours because masks can be shared for epitaxial growth.

なお、基板としてGaAs基板を用いることができるの
は勿論である。本発明者の実験結果によれば、GaAs
基板に同じ<GaAsを成長する場合、 5iOz選択
成長マスクの幅を500μm、マスク間の間隔を10μ
mとし、TEGとAsH,の供給比を1:40.成長温
度を690″Cとすれば。
Note that, of course, a GaAs substrate can be used as the substrate. According to the inventor's experimental results, GaAs
When growing the same <GaAs on the substrate, the width of the 5iOz selective growth mask is 500 μm, and the interval between the masks is 10 μm.
m, and the supply ratio of TEG and AsH is 1:40. If the growth temperature is 690″C.

幅10μmのストライブ領域での成長速度は3選択成長
マスクの影響が全くない領域での成長速度のほぼ10倍
である。
The growth rate in a stripe region with a width of 10 μm is approximately 10 times the growth rate in a region completely unaffected by the three-selective growth mask.

〔発明の効果〕〔Effect of the invention〕

以上説明したように2本発明によれば、モノリシック型
外部変調器付分布帰還型レーザを歩留りよく製造するこ
とができる。初めに半導体基板に段差を設け2段差の両
側に作るレーザ発光部と光変調部に同時にエピタキシャ
ル成長を行うことにより、レーザ発光部と光変調部の光
結合をよくすることができる。
As explained above, according to the two aspects of the present invention, a monolithic external modulator-equipped distributed feedback laser can be manufactured with high yield. First, a step is formed on the semiconductor substrate, and the laser emitting section and the light modulating section formed on both sides of the two steps are simultaneously epitaxially grown, thereby improving the optical coupling between the laser emitting section and the optical modulating section.

本発明は今後の超高速伝送の光通信用素子の発展に寄与
するところが大きい。
The present invention will greatly contribute to the future development of optical communication devices for ultra-high-speed transmission.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(a)〜(c)は本発明の詳細な説明するための
図。 第2図(a)〜(m)は実施例の工程を説明するための
図。 第3図(a)、 (b)は他の実施例の工程を説明する
ための図。 第4図は多重量子井戸構造のエネルギー準位を示す図。 第5図は従来の外部変調器付分布帰還型レーザを説明す
るための断面図 である。 図において。 1は半導体基板であってn ” −InPlaは第1の
領域であってレーザ領域。 1bは第2の領域であって変調器領域。 1cは帯状の第1の領域。 1dは溝。 2は第1のマスクであってSiO□ 3はマスクであり第2のマスクであってStO□。 4a+ 4bはバッファ層であってn−1nP。 5a、 5bは導波層であってn −1nGaAsP 
。 6aは第1の量子井戸構造であり第1の多重量子井戸構
造であってアンドープMQW。 6bは第2の量子井戸構造であり第2の多重量子井戸構
造であってアンドープMQW。 7a、 7bは導波層であってp−InGaAsP。 8は回折格子。 9は第3のマスクであってSfO□。 10はクラッド層であってp−InP。 11はキー? ツブ層であってp ” −InGaAs
P+12は第4のマスクであって5ift。 13は第5のマスクであってSiO□。 14は埋込み層であってFeドープInP。 15は保護膜であって5iOz。 16はp電極であってTi/Pt/Au。 17はn電極であってAuGe/Au。 18は無反射コート膜。 本発明の原理¥説明するたのの図 第 1 図 y2.5iOz 大諦枦1の工程文説明フ゛るための間 第2図(℃の1) 笑施伊jの工程R旋用するための同 第′2図(での3〕 尖沸夕jの」呈亥綻明すづたυつの図 第2凹(での2) (j) (k) 芙#jの工程宮沈明するたOの囚 第2図(での4) (d) イ也の実施タリの工程営悦明fるたのの口伝導帯 伏導苧
FIGS. 1(a) to 1(c) are diagrams for explaining the present invention in detail. FIGS. 2(a) to 2(m) are diagrams for explaining the steps of the example. FIGS. 3(a) and 3(b) are diagrams for explaining the steps of another embodiment. FIG. 4 is a diagram showing energy levels of a multiple quantum well structure. FIG. 5 is a cross-sectional view for explaining a conventional distributed feedback laser with an external modulator. In fig. 1 is a semiconductor substrate, and n''-InPla is a first region, which is a laser region. 1b is a second region, which is a modulator region. 1c is a strip-shaped first region. 1d is a groove. 2 is a groove. The first mask is SiO□. The second mask is StO□. 4a+4b is a buffer layer of n-1nP. 5a and 5b are waveguide layers of n-1nGaAsP.
. 6a is a first quantum well structure, which is a first multiple quantum well structure, and is an undoped MQW. 6b is a second quantum well structure, which is a second multiple quantum well structure and is an undoped MQW. 7a and 7b are waveguide layers made of p-InGaAsP. 8 is a diffraction grating. 9 is the third mask, SfO□. 10 is a cladding layer made of p-InP. Is 11 the key? The whelk layer is p”-InGaAs
P+12 is the fourth mask and is 5ift. 13 is a fifth mask made of SiO□. 14 is a buried layer made of Fe-doped InP. 15 is a protective film of 5 iOz. 16 is a p-electrode made of Ti/Pt/Au. 17 is an n-electrode made of AuGe/Au. 18 is a non-reflective coating film. Figure 1 for explaining the principle of the present invention Figure 2.5iOz Diagram 2 (°C 1) Diagram for explaining the process text of the major decision 1 Figure 2 (3) of the same figure 2 (2) (j) (k) The process palace of #j Prisoner of O Figure 2 (Part 4) (d) Iya's implementation of the process of execution

Claims (1)

【特許請求の範囲】 〔1〕半導体基板(1)の所定の領域(1b)を覆う第
1のマスク(2)を形成した後該半導体基板(1)をエ
ッチングし、表面が該所定の領域(1b)より低い第1
の領域(1a)を形成する工程と、 該所定の領域(1b)を第2の領域(1b)とし、該第
1の領域(1a)に第2のマスク(3)を形成して該第
2の領域(1b)に接続する帯状の第1の領域(1c)
を露出した後、該帯状の第1の領域(1c)と該第2の
領域(1b)に同時にエピタキシャル成長を行い、該帯
状の第1の領域(1c)に第1のエピタキシャル層(4
a、5a、6a、7a)、該第2の領域(1b)に第2
のエピタキシャル層(4b、5b、6b、7b)を形成
する工程とを有し、 該第1のエピタキシャル層(4a、5a、6a、7a)
の厚さは該第2のエピタキシャル層(4b、5b、6b
、7b)の厚さより大きく、該第2のエピタキシャル層
(4b、5b、6b、7b)の高さは該第1のエピタキ
シャル層(4a、5a、6a、7a)の一部の高さと実
質的に等しく形成することを特徴とする光半導体装置の
製造方法。 〔2〕半導体基板(1)の第1の領域(1a)に該第1
の領域(1a)を帯状に露出するマスク(3)を形成し
、該マスク(3)をマスクにして該第1の領域(1a)
及びそれに連続する第2の領域(1b)をエッチングし
、該第1の領域(1a)に底面がエッチングされた第2
の領域(1b)の表面より低い溝(1d)を形成し、つ
づいて該溝(1d)及び該第2の領域(1b)に同時に
エピタキシャル成長を行い、該溝(1d)に第1のエピ
タキシャル層(4a、5a、6a、7a)、該第2の領
域(1b)に第2のエピタキシャル層(4b、5b、6
b、7b)を形成する工程を有し、 該第1のエピタキシャル層(4a、5a、6a、7a)
の厚さは該第2のエピタキシャル層(4b、5b、6b
、7b)の厚さより大きく、該第2のエピタキシャル層
(4b、5b、6b、7b)の高さは該第1のエピタキ
シャル層(4a、5a、6a、7a)の一部の高さと実
質的に等しく形成することを特徴とする光半導体装置の
製造方法。 〔3〕前記第1のエピタキシャル層(4a、5a、6a
、7a)はダブルヘテロ構造で第1の量子井戸構造(6
a)を含み、前記第2のエピタキシャル層(4b、5b
、6b、7b)はダブルヘテロ構造で第2の量子井戸構
造(6b)を含み、該第1の量子井戸構造(6a)の厚
さは該第2の量子井戸構造(6b)の厚さより大きく、
該第2の量子井戸構造(6b)の高さは該第1の量子井
戸構造(6a)の一部の高さと等しく、該第1の量子井
戸構造(6a)をレーザの発光部のコアとし、該第2の
量子井戸構造(6b)を光変調部のコアとすることを特
徴とする請求項1或いは請求項2記載の光半導体装置の
製造方法。
[Scope of Claims] [1] After forming a first mask (2) that covers a predetermined region (1b) of a semiconductor substrate (1), the semiconductor substrate (1) is etched so that the surface of the semiconductor substrate (1) covers the predetermined region (1b). (1b) Lower first
forming a region (1a) in which the predetermined region (1b) is a second region (1b), forming a second mask (3) in the first region (1a), and forming a second region (1b) in the first region (1a); A strip-shaped first region (1c) connected to the second region (1b)
After exposing the strip-shaped first region (1c) and the second region (1b), epitaxial growth is simultaneously performed on the strip-shaped first region (1c), and a first epitaxial layer (4) is grown on the strip-shaped first region (1c).
a, 5a, 6a, 7a), a second region (1b)
forming an epitaxial layer (4b, 5b, 6b, 7b) of the first epitaxial layer (4a, 5a, 6a, 7a).
The thickness of the second epitaxial layer (4b, 5b, 6b
, 7b), and the height of the second epitaxial layer (4b, 5b, 6b, 7b) is substantially equal to the height of a portion of the first epitaxial layer (4a, 5a, 6a, 7a). 1. A method for manufacturing an optical semiconductor device, characterized in that the device is formed to have the same shape as the semiconductor device. [2] The first region (1a) of the semiconductor substrate (1)
Form a mask (3) that exposes the region (1a) in a strip shape, and use the mask (3) as a mask to expose the first region (1a).
and a second region (1b) that is continuous thereto, and a second region (1b) whose bottom surface is etched in the first region (1a).
A groove (1d) lower than the surface of the region (1b) is formed, and then epitaxial growth is simultaneously performed on the groove (1d) and the second region (1b), and a first epitaxial layer is formed in the groove (1d). (4a, 5a, 6a, 7a), and a second epitaxial layer (4b, 5b, 6) in the second region (1b).
b, 7b), the first epitaxial layer (4a, 5a, 6a, 7a)
The thickness of the second epitaxial layer (4b, 5b, 6b
, 7b), and the height of the second epitaxial layer (4b, 5b, 6b, 7b) is substantially equal to the height of a portion of the first epitaxial layer (4a, 5a, 6a, 7a). 1. A method for manufacturing an optical semiconductor device, characterized in that the device is formed to have the same shape as the semiconductor device. [3] The first epitaxial layer (4a, 5a, 6a
, 7a) is a double heterostructure with a first quantum well structure (6
a), said second epitaxial layer (4b, 5b
, 6b, 7b) is a double heterostructure and includes a second quantum well structure (6b), the thickness of the first quantum well structure (6a) being greater than the thickness of the second quantum well structure (6b). ,
The height of the second quantum well structure (6b) is equal to the height of a part of the first quantum well structure (6a), and the first quantum well structure (6a) is used as the core of the light emitting part of the laser. 3. The method of manufacturing an optical semiconductor device according to claim 1, wherein the second quantum well structure (6b) is used as a core of an optical modulation section.
JP21862190A 1990-08-20 1990-08-20 Method of manufacturing semiconductor device and method of manufacturing optical semiconductor device Expired - Fee Related JP2890745B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21862190A JP2890745B2 (en) 1990-08-20 1990-08-20 Method of manufacturing semiconductor device and method of manufacturing optical semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21862190A JP2890745B2 (en) 1990-08-20 1990-08-20 Method of manufacturing semiconductor device and method of manufacturing optical semiconductor device

Publications (2)

Publication Number Publication Date
JPH04100291A true JPH04100291A (en) 1992-04-02
JP2890745B2 JP2890745B2 (en) 1999-05-17

Family

ID=16722825

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21862190A Expired - Fee Related JP2890745B2 (en) 1990-08-20 1990-08-20 Method of manufacturing semiconductor device and method of manufacturing optical semiconductor device

Country Status (1)

Country Link
JP (1) JP2890745B2 (en)

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0529602A (en) * 1991-07-22 1993-02-05 Hitachi Ltd Semiconductor optical integrated device and manufacturing method thereof
EP0498736A3 (en) * 1991-02-08 1993-04-14 Fujitsu Limited Dfb laser diode having a modified profile of linewidth enhancement factor
JPH05243551A (en) * 1992-02-28 1993-09-21 Hitachi Ltd Semiconductor optical integrated device
EP0602579A1 (en) * 1992-12-15 1994-06-22 Mitsubishi Denki Kabushiki Kaisha Semiconductor laser and method of making the semiconductor laser
JPH06260727A (en) * 1993-01-07 1994-09-16 Nec Corp Optical semiconductor device and manufacture thereof
EP0606093A3 (en) * 1993-01-07 1994-10-19 Nec Corp Semiconductor optical integrated circuits and method for fabricating the same.
EP0661783A1 (en) * 1993-12-28 1995-07-05 Nec Corporation Method for fabricating semiconductor light integrated circuit
US5459747A (en) * 1993-07-20 1995-10-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor optical devices
US5580818A (en) * 1994-04-28 1996-12-03 Nec Corporation Fabrication process for semiconductor optical device
JPH08334657A (en) * 1996-07-01 1996-12-17 Nec Corp Production of semiconductor optical integrated element
JPH09252165A (en) * 1996-03-18 1997-09-22 Fujitsu Ltd Method for manufacturing compound semiconductor device
EP0703476A3 (en) * 1994-06-29 1997-10-15 Nec Corp Integrated semiconductor photosensitive device with an optical guide
US5790580A (en) * 1994-09-16 1998-08-04 Nec Corporation Semiconductor optical integrated device
US6084901A (en) * 1996-12-17 2000-07-04 Nec Corporation Semiconductor laser device
KR100329681B1 (en) * 1993-08-04 2002-08-14 가부시끼가이샤 히다치 세이사꾸쇼 Semiconductor integrated circuit and manufacturing method
JP2008205113A (en) * 2007-02-19 2008-09-04 Fujitsu Ltd Optical semiconductor integrated device and manufacturing method thereof
WO2011105066A1 (en) * 2010-02-26 2011-09-01 住友化学株式会社 Semiconductor substrate, semiconductor device, and method for manufacturing semiconductor substrate

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008069432A1 (en) * 2006-12-05 2008-06-12 Electronics And Telecommunications Research Institute Mask pattern for selective area growth of semiconductor layer and selective area growth method using the mask pattern for semiconductor layer

Cited By (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0498736A3 (en) * 1991-02-08 1993-04-14 Fujitsu Limited Dfb laser diode having a modified profile of linewidth enhancement factor
JPH0529602A (en) * 1991-07-22 1993-02-05 Hitachi Ltd Semiconductor optical integrated device and manufacturing method thereof
JPH05243551A (en) * 1992-02-28 1993-09-21 Hitachi Ltd Semiconductor optical integrated device
JPH06181363A (en) * 1992-12-15 1994-06-28 Mitsubishi Electric Corp Semiconductor laser and manufacture thereof
US5486490A (en) * 1992-12-15 1996-01-23 Mitsubishi Denki Kabushiki Kaisha Method of making semiconductor laser
EP0602579A1 (en) * 1992-12-15 1994-06-22 Mitsubishi Denki Kabushiki Kaisha Semiconductor laser and method of making the semiconductor laser
US5770466A (en) * 1993-01-07 1998-06-23 Nec Corporation Semiconductor optical integrated circuits and method for fabricating the same
JPH06260727A (en) * 1993-01-07 1994-09-16 Nec Corp Optical semiconductor device and manufacture thereof
EP0606093A3 (en) * 1993-01-07 1994-10-19 Nec Corp Semiconductor optical integrated circuits and method for fabricating the same.
US5565693A (en) * 1993-01-07 1996-10-15 Nec Corporation Semiconductor optical integrated circuits
US5459747A (en) * 1993-07-20 1995-10-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor optical devices
US5991322A (en) * 1993-07-20 1999-11-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor optical device
KR100329681B1 (en) * 1993-08-04 2002-08-14 가부시끼가이샤 히다치 세이사꾸쇼 Semiconductor integrated circuit and manufacturing method
EP0661783A1 (en) * 1993-12-28 1995-07-05 Nec Corporation Method for fabricating semiconductor light integrated circuit
US6224667B1 (en) 1993-12-28 2001-05-01 Nec Corporation Method for fabricating semiconductor light integrated circuit
US5580818A (en) * 1994-04-28 1996-12-03 Nec Corporation Fabrication process for semiconductor optical device
EP0703476A3 (en) * 1994-06-29 1997-10-15 Nec Corp Integrated semiconductor photosensitive device with an optical guide
US5790580A (en) * 1994-09-16 1998-08-04 Nec Corporation Semiconductor optical integrated device
JPH09252165A (en) * 1996-03-18 1997-09-22 Fujitsu Ltd Method for manufacturing compound semiconductor device
JPH08334657A (en) * 1996-07-01 1996-12-17 Nec Corp Production of semiconductor optical integrated element
US6084901A (en) * 1996-12-17 2000-07-04 Nec Corporation Semiconductor laser device
JP2008205113A (en) * 2007-02-19 2008-09-04 Fujitsu Ltd Optical semiconductor integrated device and manufacturing method thereof
WO2011105066A1 (en) * 2010-02-26 2011-09-01 住友化学株式会社 Semiconductor substrate, semiconductor device, and method for manufacturing semiconductor substrate
JP2011199268A (en) * 2010-02-26 2011-10-06 Sumitomo Chemical Co Ltd Semiconductor substrate, semiconductor device, and method for manufacturing semiconductor substrate

Also Published As

Publication number Publication date
JP2890745B2 (en) 1999-05-17

Similar Documents

Publication Publication Date Title
US5678935A (en) Semiconductor optical waveguide and method of fabricating the same
US5539763A (en) Semiconductor lasers and methods for fabricating semiconductor lasers
US5250462A (en) Method for fabricating an optical semiconductor device
JPH04100291A (en) Manufacture of optical semiconductor device
US7941024B2 (en) Buried heterostructure device having integrated waveguide grating fabricated by single step MOCVD
US4870468A (en) Semiconductor light-emitting device and method of manufacturing the same
JPH0653619A (en) Compound semiconductor device and its manufacture
US6821798B2 (en) Semiconductor optical device and method for fabricating same
KR100582114B1 (en) Semiconductor device manufacturing method and semiconductor optical device
JPH07302952A (en) Manufacture of semiconductor device
JP2701569B2 (en) Method for manufacturing optical semiconductor device
US6204078B1 (en) Method of fabricating photonic semiconductor device using selective MOVPE
US4791647A (en) Semiconductor laser
JP4833457B2 (en) Fabrication method of optical integrated device
JP3264321B2 (en) Waveguide-type semiconductor optical integrated device and method of manufacturing the same
JPH10242577A (en) Semiconductor laser and method of manufacturing the same
JP3264179B2 (en) Semiconductor light emitting device and method of manufacturing the same
US20010038659A1 (en) Distributed feedback semiconductor laser device and multi-wavelength laser array
JP2542570B2 (en) Method for manufacturing optical integrated device
JPH077232A (en) Optical semiconductor device
JPH05299764A (en) Semiconductor laser manufacturing method
KR20000053604A (en) Method for fabricating a semiconductor optical device
JP2842387B2 (en) Manufacturing method of semiconductor optical integrated device
JP2003060284A (en) Fabrication method of optical integrated device
JPH08330665A (en) Manufacture of optical semiconductor laser

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080226

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090226

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees