JPH0411887B2 - - Google Patents

Info

Publication number
JPH0411887B2
JPH0411887B2 JP57047619A JP4761982A JPH0411887B2 JP H0411887 B2 JPH0411887 B2 JP H0411887B2 JP 57047619 A JP57047619 A JP 57047619A JP 4761982 A JP4761982 A JP 4761982A JP H0411887 B2 JPH0411887 B2 JP H0411887B2
Authority
JP
Japan
Prior art keywords
information
storage device
storage
storage devices
rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57047619A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58169649A (ja
Inventor
Kazunori Hiraishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57047619A priority Critical patent/JPS58169649A/ja
Publication of JPS58169649A publication Critical patent/JPS58169649A/ja
Publication of JPH0411887B2 publication Critical patent/JPH0411887B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP57047619A 1982-03-25 1982-03-25 記憶装置管理システム Granted JPS58169649A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57047619A JPS58169649A (ja) 1982-03-25 1982-03-25 記憶装置管理システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57047619A JPS58169649A (ja) 1982-03-25 1982-03-25 記憶装置管理システム

Publications (2)

Publication Number Publication Date
JPS58169649A JPS58169649A (ja) 1983-10-06
JPH0411887B2 true JPH0411887B2 (de) 1992-03-02

Family

ID=12780227

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57047619A Granted JPS58169649A (ja) 1982-03-25 1982-03-25 記憶装置管理システム

Country Status (1)

Country Link
JP (1) JPS58169649A (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB0023849D0 (en) * 2000-09-29 2000-11-15 Renishaw Plc Retaining device

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3828793A (en) * 1973-06-29 1974-08-13 Int Harvester Co Crop feeding mechanism for axial flow combines
JPS55135955A (en) * 1979-04-10 1980-10-23 Nec Corp Magnetic disk control device of double recording system

Also Published As

Publication number Publication date
JPS58169649A (ja) 1983-10-06

Similar Documents

Publication Publication Date Title
US4807116A (en) Interprocessor communication
US6219727B1 (en) Apparatus and method for computer host system and adaptor interrupt reduction including clustered command completion
US6012120A (en) Method and apparatus for providing DMA transfers between devices coupled to different host bus bridges
US5561823A (en) Monitor system for determining the available capacity of a READ buffer and a WRITE buffer in a disk drive system
EP0397476B1 (de) Fehlerregistrierungssystem
EP0317466A2 (de) Mechanismus und Verfahren zur entgegengesetzten Flussteuerung
JP4100256B2 (ja) 通信方法および情報処理装置
US4639862A (en) Computer system
EP0317468A2 (de) Flusssteuerungssystem für Bus
JP2002157091A (ja) ストレージサブシステム及びそのシステムに使用する記憶装置
JPH11143779A (ja) 仮想記憶装置におけるページング処理システム
JPH0411887B2 (de)
EP0522728B1 (de) Verfahren zum effizienten Zugriff von Daten in einer Verknüpfungstabelle
JPH0310343A (ja) ホットスポットデータ管理処理方式
JP3684902B2 (ja) ディスクアレイ制御装置
JP2994917B2 (ja) 記憶システム
JP3201635B2 (ja) 記憶制御装置
JP3013993B2 (ja) ベクトル処理方式
JPS6022243A (ja) 内容検索処理方式
JPS61241853A (ja) キヤツシユ・メモリ制御方式
JP2789654B2 (ja) バッファ制御方式
JPH08202503A (ja) ディスクアレイ装置
JP2018077775A (ja) 制御装置および制御プログラム
JP2752834B2 (ja) データ転送装置
JPH01173245A (ja) 無応答検出回路