JPH0412071B2 - - Google Patents
Info
- Publication number
- JPH0412071B2 JPH0412071B2 JP57124065A JP12406582A JPH0412071B2 JP H0412071 B2 JPH0412071 B2 JP H0412071B2 JP 57124065 A JP57124065 A JP 57124065A JP 12406582 A JP12406582 A JP 12406582A JP H0412071 B2 JPH0412071 B2 JP H0412071B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- sub
- channel
- full
- audio
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/60—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals
- H04N5/607—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals for more than one sound signal, e.g. stereo, multilanguages
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Television Receiver Circuits (AREA)
- Stereo-Broadcasting Methods (AREA)
Description
【発明の詳細な説明】
本発明はテレビジヨン受像機のデイジタル化さ
れたテレビ音声多重制御信号処理装置に関するも
のである。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a digital television audio multiplex control signal processing device for a television receiver.
テレビジヨン受像機の信号系の処理がアナログ
処理からデイジタル処理に変化することにより、
周辺部品の削減等により、コストダウンが図られ
ており、音声多重信号もデイジタル化がなされて
いる。音声多重制御信号処理部において、31.5k
Hz副チヤンネル信号のレベルでモノラル信号か多
重信号であるかの判定を行ない、さらに多重信号
であれば異種プログラム放送かステレオ放送であ
るかを、55.1kHz副搬送波でAM変調されている
922.5Hz、982.5Hzの制御信号の判定を行なつてお
り、モノラルか多重かが判定された後に異種プロ
グラム放送かステレオ放送であるかを判定してい
る。 As the signal processing of television receivers changed from analog processing to digital processing,
Costs are being reduced by reducing the number of peripheral parts, and audio multiplex signals are also being digitized. In the audio multiplex control signal processing section, 31.5k
It is determined whether it is a monaural signal or a multiplex signal based on the level of the Hz subchannel signal, and if it is a multiplex signal, whether it is a different program broadcast or a stereo broadcast is AM modulated with a 55.1kHz subcarrier.
The control signals of 922.5Hz and 982.5Hz are determined, and after determining whether it is monaural or multiplexed, it is determined whether it is a different program broadcast or a stereo broadcast.
よつて31.5kHzの副チヤンネル信号の有無と
55.1kHz副搬送波で送られてくる922.5Hzと982.5Hz
の制御信号の有無の両方でモノラル異種プラグラ
ム放送、ステレオ放送であるかを判定する方が受
像機としては安定である。ここで前者のモノラル
か多重かの判定は従来は、31.5kHz副チヤンネル
信号をデイジタルコンパレータを用い、スレシユ
ホールドレベルを前記信号が超えるか超えないか
で判定を行なうため、判定パルスが周期的に出
ず、インパルス性の雑音等により判定出力がひじ
ように不安定である。そこで本発明は31.5KHz副
チヤンネル信号をある期間累積加算することによ
り、その累積加算のレベルよりモノラル信号か多
重信号かの検出を安定に行なわせることができる
ようにしようとするもであり、以下本発明の一実
施例について図面を参照して説明する。 Therefore, it depends on whether there is a 31.5kHz sub-channel signal or not.
922.5Hz and 982.5Hz sent on 55.1kHz subcarrier
It is more stable for the receiver to determine whether it is a monaural heterogeneous program broadcast or a stereo broadcast based on the presence or absence of a control signal. Conventionally, the former judgment as to whether it is monaural or multiplex is made using a digital comparator for the 31.5 kHz sub-channel signal, and judgment is made based on whether the signal exceeds or does not exceed a threshold level, so the judgment pulse is periodically generated. The judgment output is extremely unstable due to impulsive noise, etc. Therefore, the present invention attempts to stably detect whether a monaural signal or a multiplex signal is present based on the cumulative addition level by cumulatively adding 31.5KHz sub-channel signals for a certain period of time. An embodiment of the present invention will be described with reference to the drawings.
第1図において1はSIF音声中間周波検波出力
でアナログの音声多重コンポジツト信号で、この
コンポジツト信号がA/D変換器2でデイジタル
化されPCM信号3に変換され、その変換された
信号からデイジタルBPF(バンドパスフイルタ)
4により31.5kHz副チヤンネル信号成分をとりだ
す。このとりだされた31.5kHz副チヤンネル信号
成分5が全波整流回路(排他的オアーゲートによ
り構成されている)6により全波整流され、全波
整流されたPCM信号7が31.5kHzレベル検出ブロ
ツク8に入力される。このレベル検出ブロツク8
は累積加算器とデイジタルコンパレータで構成さ
れており、累積加算器は全加算器9、D型フリツ
プフロツプ11,13で構成され、9と11でサ
ンプリング周波数ごとにD型フリツプフロツプ1
1の出力と全波整流回路7の入力の加算を行ない
累積加算がなされてゆく。そして第2図のクリア
ーパルス18の周期で累積加算が行なわれ、そし
てD型FF13によりクリアーパルス18より少
し手前のラツチパルスにより累積加算出力の最終
状態を保持する。この時31.5副チヤンネル信号が
有る場合は、第2図の24の様にD型フリツプフ
ロツプ11の出力12の波形は25の様な三角波
となり31.5kHz副チヤンネル信号が無い時は26
の様な三角波となる。よつて25または26の様
な累積加算出力レベルをクリアーパルスの手前で
D型フリツプフロツプ13でラツチし、デイジタ
ルコンパレータ15により27のスレシユホール
ドレベルで比較することにより31.5kHz副チヤン
ネル信号の有無を判別できる。又累積加算を行な
つているため、インパルス性の雑音が入つてきて
も、累積加算結果においてはインパルス性の雑音
は無視できるために、ひじように安定に音声多重
信号があるかモノラル信号であるかの判定が行な
える。なお21はクロツク発生器である。 In Fig. 1, 1 is the SIF audio intermediate frequency detection output, which is an analog audio multiplexed composite signal.This composite signal is digitized by the A/D converter 2 and converted to a PCM signal 3, and the converted signal is converted into a digital BPF. (Bandpass filter)
4 to extract the 31.5kHz sub-channel signal component. This extracted 31.5kHz sub-channel signal component 5 is full-wave rectified by a full-wave rectifier circuit (consisting of an exclusive OR gate) 6, and the full-wave rectified PCM signal 7 is sent to a 31.5kHz level detection block 8. is input. This level detection block 8
is composed of a cumulative adder and a digital comparator, and the cumulative adder is composed of a full adder 9 and D-type flip-flops 11 and 13.
1 and the input of the full-wave rectifier circuit 7 are added to perform cumulative addition. Then, cumulative addition is performed at the period of the clear pulse 18 in FIG. 2, and the final state of the cumulative addition output is held by the D-type FF 13 using a latch pulse slightly before the clear pulse 18. At this time, if there is a 31.5 kHz sub-channel signal, the waveform of the output 12 of the D-type flip-flop 11 will be a triangular wave as shown in 25, as shown in 24 in FIG.
It becomes a triangular wave like . Therefore, the presence or absence of the 31.5 kHz sub-channel signal is determined by latching the cumulative addition output level such as 25 or 26 with the D-type flip-flop 13 before the clear pulse and comparing it with the threshold level of 27 with the digital comparator 15. can. Also, since cumulative addition is performed, even if impulsive noise comes in, the impulsive noise can be ignored in the cumulative addition result, so whether there is an audio multiplex signal or a monaural signal is as stable as the elbow. It can be determined whether there is Note that 21 is a clock generator.
以上のような本発明はテレビ音声中間周波信号
より検波された音声多重コンポジツト信号をA/
D変換器でPCM信号に変換し、デイジタルバン
ドパスフイルタにより上記コンポジツト信号から
副チヤンネルFM信号をとり出し、その副チヤン
ネル信号をデイジタル整流回路を通すことにより
全波整流を行ない、全波整流された信号を全加算
器とクリア機能付きD型フリツプフロツプで構成
される累積加算回路で一定時間累積加算を行な
い、その累積されたレベルにより副チヤンネル信
号があるかないかを判別するようにしたものであ
り、インパルス性の雑音によつて誤つた判定がな
されるこなとはなく、安定した判定が行えるもの
である。 The present invention as described above converts an audio multiplex composite signal detected from a television audio intermediate frequency signal into an A/
A D converter converts it into a PCM signal, a digital bandpass filter extracts the sub-channel FM signal from the composite signal, and the sub-channel signal is passed through a digital rectifier circuit to perform full-wave rectification. The signals are cumulatively added for a certain period of time by an accumulative adder circuit consisting of a full adder and a D-type flip-flop with a clearing function, and the presence or absence of the sub-channel signal is determined based on the accumulated level. Erroneous judgments will not be made due to impulsive noise, and stable judgments can be made.
第1図は本発明の一実施例におけるテレビ音声
多重制御信号処理装置のブロツク線図、第2図は
同装置説明のための波形図である。
2……A/D変換器、4……デイジタルバンド
パスフイルタ、6……全波整流回路、8……レベ
ル検出ブロツク、9……全加算器、11,13…
…D型フリツプフロツプ、15……デイジタルコ
ンパレータ、21……クロツク発生器。
FIG. 1 is a block diagram of a television audio multiplex control signal processing device according to an embodiment of the present invention, and FIG. 2 is a waveform diagram for explaining the device. 2...A/D converter, 4...Digital band pass filter, 6...Full wave rectifier circuit, 8...Level detection block, 9...Full adder, 11, 13...
...D-type flip-flop, 15...digital comparator, 21...clock generator.
Claims (1)
多重コンポジツト信号をA/D変換器でPCM信
号に変換し、デイジタルバンドパスフイルタによ
り上記コンポジツト信号から副チヤンネルFM信
号をとり出し、その副チヤンネル信号をデイジタ
ル整流回路を通すことにより、全波整流を行な
い、全波整流された信号を全加算器とクリア機能
付きD型フリツプフロツプで構成される累積加算
回路で一定時間づつ累積加算を行ない、その累積
加算されたレベルにより副チヤンネル信号がある
かないかの判定信号をすることを特徴とするテレ
ビ音声多重制御信号処理装置。1 Convert the audio multiplexed composite signal detected from the TV audio intermediate frequency signal into a PCM signal using an A/D converter, extract the sub-channel FM signal from the composite signal using a digital bandpass filter, and convert the sub-channel signal into a digital signal. By passing it through a rectifier circuit, full-wave rectification is performed, and the full-wave rectified signal is cumulatively added for a certain period of time in an accumulative adder circuit consisting of a full adder and a D-type flip-flop with a clear function. 1. A television audio multiplexing control signal processing device, characterized in that a signal for determining whether or not a sub-channel signal exists is determined based on the level of the sub-channel signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57124065A JPS5915382A (en) | 1982-07-15 | 1982-07-15 | Processor of television multiplex sound control signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57124065A JPS5915382A (en) | 1982-07-15 | 1982-07-15 | Processor of television multiplex sound control signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5915382A JPS5915382A (en) | 1984-01-26 |
| JPH0412071B2 true JPH0412071B2 (en) | 1992-03-03 |
Family
ID=14876082
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57124065A Granted JPS5915382A (en) | 1982-07-15 | 1982-07-15 | Processor of television multiplex sound control signal |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5915382A (en) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6053990B2 (en) * | 1979-11-08 | 1985-11-28 | 東光株式会社 | TV audio multiplex broadcast receiver |
-
1982
- 1982-07-15 JP JP57124065A patent/JPS5915382A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5915382A (en) | 1984-01-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR900012446A (en) | Combined Deemphasis Circuit and Noise Brancher | |
| JPH0412071B2 (en) | ||
| JPS56110360A (en) | Muting circuit of am stereo receiver | |
| US5978037A (en) | Circuit for decoding additional information in a composite signal | |
| US6415139B1 (en) | Detection circuit of tone signal | |
| JPS5577291A (en) | Multi-frequency signal receiver | |
| JP2910530B2 (en) | Composite audio demodulation circuit | |
| JPH0119678B2 (en) | ||
| EP0279422A3 (en) | Fm/fmx stereophonic receiver | |
| JPS6029260Y2 (en) | Audio multiplex broadcast control signal detection circuit | |
| JPS6349011Y2 (en) | ||
| JPH0628836Y2 (en) | FM stereo receiver | |
| JPS597793Y2 (en) | FM receiver | |
| JPH0346605Y2 (en) | ||
| JP2583757B2 (en) | Sound field control circuit | |
| JPS6333823B2 (en) | ||
| JPH04316232A (en) | Fm stereo receiver | |
| JPS5852734Y2 (en) | AM broadcast receiver | |
| JP3371679B2 (en) | Voice multiplex receiver | |
| JPS57147348A (en) | Discriminating circuit for two-channel sound broadcast | |
| JPS5910080A (en) | Receiver for television sound multiplex broadcast | |
| KR920017473A (en) | Audio Signal Demultiplexer for Video Tape Recorders | |
| KR940000956B1 (en) | Voice signal removing circuit | |
| JP2572973B2 (en) | FM stereo noise reduction circuit | |
| JPH047859B2 (en) |