JPH0415366U - - Google Patents

Info

Publication number
JPH0415366U
JPH0415366U JP1990056339U JP5633990U JPH0415366U JP H0415366 U JPH0415366 U JP H0415366U JP 1990056339 U JP1990056339 U JP 1990056339U JP 5633990 U JP5633990 U JP 5633990U JP H0415366 U JPH0415366 U JP H0415366U
Authority
JP
Japan
Prior art keywords
video signal
writing
reading
storage means
television receiver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1990056339U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990056339U priority Critical patent/JPH0415366U/ja
Publication of JPH0415366U publication Critical patent/JPH0415366U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Studio Circuits (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本考案のテレビジヨン受像機の一実
施例の構成を示すブロツク図、第2図は、ユーザ
から拡大領域の指定がなされていないときの第1
図の実施例の動作を示す説明図、第3図は、ユー
ザから拡大領域指定がなされているときの第1図
の実施例の動作を示す説明図、第4図は、従来の
テレビジヨン受像機の一例の構成を示すブロツク
図、第5図は、第4図の従来例の各部の信号波形
を示す波形図、第6図は、第4図の受像管が表示
する種々の画像を示す説明図である。 11……A/D変換器、12……メモリ、13
……D/A変換器、16,20……クロツク発生
回路、17……書込タイミング発生回路、18…
…メモリコントロール回路、19……読出タイミ
ング発生回路、21……制御回路、22……クロ
ツクコントロール回路、23……主マイクロプロ
セツサ。
FIG. 1 is a block diagram showing the configuration of an embodiment of the television receiver of the present invention, and FIG.
FIG. 3 is an explanatory diagram showing the operation of the embodiment of FIG. 1 when the user specifies an enlarged area. FIG. 4 is an explanatory diagram showing the operation of the embodiment of FIG. 5 is a waveform diagram showing signal waveforms of various parts of the conventional example shown in FIG. 4, and FIG. 6 shows various images displayed by the picture tube shown in FIG. 4. It is an explanatory diagram. 11...A/D converter, 12...memory, 13
...D/A converter, 16, 20...Clock generation circuit, 17...Write timing generation circuit, 18...
. . . memory control circuit, 19 . . . read timing generation circuit, 21 . . . control circuit, 22 . . . clock control circuit, 23 . . . main microprocessor.

Claims (1)

【実用新案登録請求の範囲】 少なくとも第1の映像信号と第2の映像信号と
を同時に同一画面上に表示するテレビジヨン受像
機において、 記憶手段と、 前記第2の映像信号をサンプリングして前記記
憶手段に書込む書込手段と、 前記書込手段が行うサンプリングの周波数を変
化させる制御手段と、 前記記憶手段に書込まれた前記第2の映像信号
を読出す読出手段と、 前記読出手段によつて読出された前記第2の映
像信号を前記第1の映像信号に挿入する映像信号
挿入手段と を備えるテレビジヨン受像機。
[Claims for Utility Model Registration] A television receiver that simultaneously displays at least a first video signal and a second video signal on the same screen, comprising: a storage means; writing means for writing into the storage means; control means for changing the sampling frequency performed by the writing means; reading means for reading out the second video signal written in the storage means; and the reading means. and a video signal insertion means for inserting the second video signal read out by the first video signal into the first video signal.
JP1990056339U 1990-05-28 1990-05-28 Pending JPH0415366U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990056339U JPH0415366U (en) 1990-05-28 1990-05-28

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990056339U JPH0415366U (en) 1990-05-28 1990-05-28

Publications (1)

Publication Number Publication Date
JPH0415366U true JPH0415366U (en) 1992-02-07

Family

ID=31580075

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990056339U Pending JPH0415366U (en) 1990-05-28 1990-05-28

Country Status (1)

Country Link
JP (1) JPH0415366U (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61131976A (en) * 1984-11-30 1986-06-19 Pioneer Electronic Corp Picture processor
JPS63123284A (en) * 1986-11-12 1988-05-27 Sharp Corp Television receiver

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61131976A (en) * 1984-11-30 1986-06-19 Pioneer Electronic Corp Picture processor
JPS63123284A (en) * 1986-11-12 1988-05-27 Sharp Corp Television receiver

Similar Documents

Publication Publication Date Title
US5392069A (en) Image processing apparatus which can process a plurality of kinds of images having different aspect ratios
JPS5620391A (en) Two-screen television receiver
JPS5922573U (en) telop device
JPH0332871U (en)
JPS63564U (en)
JPH0365367U (en)
JPH0469979U (en)
JPH033891U (en)
JPH0771243B2 (en) Address signal generation circuit
JPS643277U (en)
JPS60158375U (en) television receiver
JPS6289696U (en)
JPS5990994U (en) computer output device
JPH0395969U (en)
JPH0382434U (en)
JPH0295977U (en)
JPH0178475U (en)
JPH0316778U (en)
JPS61136334U (en)
JPS59228478A (en) Printer device of television receiver
JPS63131288U (en)
JPS60192570U (en) television receiver
JPS63185361U (en)
JPS59226582A (en) Printer of television receiver
JPH01172094U (en)