JPH0419044U - - Google Patents

Info

Publication number
JPH0419044U
JPH0419044U JP6090790U JP6090790U JPH0419044U JP H0419044 U JPH0419044 U JP H0419044U JP 6090790 U JP6090790 U JP 6090790U JP 6090790 U JP6090790 U JP 6090790U JP H0419044 U JPH0419044 U JP H0419044U
Authority
JP
Japan
Prior art keywords
transmission error
serial data
data
checking
converting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6090790U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP6090790U priority Critical patent/JPH0419044U/ja
Publication of JPH0419044U publication Critical patent/JPH0419044U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Communication Control (AREA)
  • Detection And Correction Of Errors (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Time-Division Multiplex Systems (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本考案によるデータ処理装置の一実
施例を示すブロツク構成図である。 1……並列データ入力端子、2……間挿信号発
生部、4,19……シフトレジスタ、5……クロ
ツク信号入力端子、7……フレーム信号発生部、
10……巡回冗長検査符号発生部、12……巡回
冗長検査符号付加部、13……変調部、15……
送信端子、16……受信端子、17……復調部、
21……間挿符号検査部、24……巡回冗長検査
符号検査部、26……アンド回路、28……ラツ
チ回路、29……並列データ出力端子。
FIG. 1 is a block diagram showing an embodiment of a data processing apparatus according to the present invention. 1... Parallel data input terminal, 2... Interpolation signal generation section, 4, 19... Shift register, 5... Clock signal input terminal, 7... Frame signal generation section,
10...Cyclic redundancy check code generation section, 12...Cyclic redundancy check code addition section, 13...Modulation section, 15...
Transmission terminal, 16...Reception terminal, 17...Demodulation section,
21... Interpolation code checking unit, 24... Cyclic redundancy check code checking unit, 26... AND circuit, 28... Latch circuit, 29... Parallel data output terminal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 並列データ入力端子と、この並列データを直列
データに変換する手段と、フレーム同期検出と伝
送誤り検査のための間挿符号を前記直列データの
随所に挿入する手段と、巡回冗長検査符号を前記
直列データに付加する手段と、前述した符号が付
加された直列データを変調して送信端子に送出す
る変調手段を備えた送信部と、受信端子とこの受
信端子に入力された受信信号を復調して直列デー
タに変換する手段と、この直列データに挿入され
た間挿符号からフレーム同期を検出する手段と、
前記間挿符号を検査する第1の伝送誤り検査手段
と、巡回冗長検査符号を検査する第2の伝送誤り
検査手段と、前記第1及び第2の伝送誤り検査結
果の論理積から伝送誤りをさらに検査する第3の
伝送誤り検査手段と、直列データを並列データに
変換して並列データ出力端子に出力する変換手段
とを備えた受信部とを備え、前記送信部及び前記
受信部は、1個の集積回路素子によつて構成した
ことを特徴とするデータ処理装置。
a parallel data input terminal; means for converting the parallel data into serial data; means for inserting interpolation codes for frame synchronization detection and transmission error checking into the serial data; a transmitting unit equipped with a means for adding the above-mentioned code to the data, a modulating means for modulating the serial data to which the code has been added and sending it to the transmitting terminal; a receiving terminal; means for converting into serial data; means for detecting frame synchronization from interpolation codes inserted into the serial data;
A first transmission error checking means for checking the interpolation code, a second transmission error checking means for checking the cyclic redundancy check code, and detecting a transmission error from the logical product of the first and second transmission error checking results. further comprising a third transmission error checking means for checking, and a receiving section comprising a converting means for converting serial data into parallel data and outputting it to a parallel data output terminal, the transmitting section and the receiving section comprising: What is claimed is: 1. A data processing device characterized in that it is constructed from individual integrated circuit elements.
JP6090790U 1990-06-07 1990-06-07 Pending JPH0419044U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6090790U JPH0419044U (en) 1990-06-07 1990-06-07

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6090790U JPH0419044U (en) 1990-06-07 1990-06-07

Publications (1)

Publication Number Publication Date
JPH0419044U true JPH0419044U (en) 1992-02-18

Family

ID=31588685

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6090790U Pending JPH0419044U (en) 1990-06-07 1990-06-07

Country Status (1)

Country Link
JP (1) JPH0419044U (en)

Similar Documents

Publication Publication Date Title
US4710871A (en) Data transmitting and receiving apparatus
JPH0823310A (en) Optical signal transmitter
KR890702359A (en) Error detection method and system of signal transmitted through transmission line
JP2735760B2 (en) Pattern detection circuit
US4972435A (en) Frequency independent information transmission system
JPS6322502B2 (en)
JPH0323715Y2 (en)
JPH0666747B2 (en) Identification signal transmitter
JPS6442641U (en)
JPS6326429B2 (en)
JP2545165Y2 (en) Serial data transmission device
JPS6228901B2 (en)
JPH02246445A (en) Data processing method and data processor
SU866763A1 (en) Device for receiving repeatedly transmitted combinations
JPH05260564A (en) Centralized automatic meter reading device
JPH02240753A (en) Asynchronous communication ic
KR920013179A (en) Data Transceiver Circuit of Fieldbus Interface Board
JPH0637738A (en) Data transmission error control system
KR970013905A (en) Data error detection / correction device of transmission device
JPH0322447U (en)
JPS6316934B2 (en)
JPS5827450A (en) Test device for data transmitter
JPH01138843A (en) Code transmission/reception system
JPS58184898A (en) Information transmitter
JPH03241934A (en) modem