JPH0420093U - - Google Patents
Info
- Publication number
- JPH0420093U JPH0420093U JP6235990U JP6235990U JPH0420093U JP H0420093 U JPH0420093 U JP H0420093U JP 6235990 U JP6235990 U JP 6235990U JP 6235990 U JP6235990 U JP 6235990U JP H0420093 U JPH0420093 U JP H0420093U
- Authority
- JP
- Japan
- Prior art keywords
- data
- bits
- stored
- display
- storage means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Digital Computer Display Output (AREA)
Description
第１図は本考案に係る表示制御装置の一実施例
の構成図、第２図はデユアルポートメモリから出
力される１６ビツトのデータＤ０〜Ｄ１５を示す
図、第３図はデータセレクト部および表示コント
ロール部の具体的な構成例を示す図、第４図ａ乃
至ｆは第１図の表示制御装置の点滅表示動作を説
明するためのタイムチヤート、第５図ａ乃至ｄは
点滅表示の具体例を示す図である。
１……表示制御装置、２……デユアルポートメ
モリ、３……アドレスバツフア、４……アドレス
セレクタ、５……タイミングコントロール部、６
……データバツフア、７……表示コントロール部
、８……データセレクト部、１０……ＪＫフリツ
プ・フロツプ、１１，１２……セレクタ、３０…
…プロセツサ、３１……表示装置。
FIG. 1 is a block diagram of an embodiment of a display control device according to the present invention, FIG. 2 is a diagram showing 16-bit data D 0 to D 15 output from a dual port memory, and FIG. 3 is a data selection section. FIGS. 4a to 4f are time charts for explaining the blinking display operation of the display control device in FIG. 1, and FIGS. It is a figure showing a concrete example. DESCRIPTION OF SYMBOLS 1... Display control device, 2... Dual port memory, 3... Address buffer, 4... Address selector, 5... Timing control section, 6
...Data buffer, 7...Display control section, 8...Data selection section, 10...JK flip-flop, 11, 12...Selector, 30...
...Processor, 31...Display device.
Claims (1)
納される記憶手段と、該記憶手段から複数ビツト
構成のデータが読出されたときに、該複数ビツト
構成のデータのうちの１ビツトづつを所定画面ご
とに交互に選択して表示装置に与える選択手段と
を備えていることを特徴とする表示制御装置。 A storage means in which data for one display dot is stored in a plurality of bits, and when the data in the plurality of bits is read from the storage means, one bit of the data in the plurality of bits is stored for each predetermined screen. 1. A display control device comprising: selection means for alternately selecting and applying to a display device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6235990U JPH0420093U (en) | 1990-06-13 | 1990-06-13 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6235990U JPH0420093U (en) | 1990-06-13 | 1990-06-13 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0420093U true JPH0420093U (en) | 1992-02-19 |
Family
ID=31591436
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6235990U Pending JPH0420093U (en) | 1990-06-13 | 1990-06-13 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0420093U (en) |
-
1990
- 1990-06-13 JP JP6235990U patent/JPH0420093U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01164562U (en) | ||
| JPS6378478U (en) | ||
| JPS61132893U (en) | ||
| JPH0273258U (en) | ||
| JPH03115999U (en) | ||
| JPS58166687U (en) | Multipurpose numeric display device | |
| JPH02143641U (en) | ||
| JPH0235194U (en) | ||
| JPS63171841U (en) | ||
| JPS6122087U (en) | display control circuit | |
| JPH0258843U (en) | ||
| JPS61140394U (en) | ||
| JPH0331968U (en) | ||
| JPH0218165U (en) | ||
| JPS63117160U (en) | ||
| JPS6047380U (en) | Channel conversion control device | |
| JPH022761U (en) | ||
| JPH0230199U (en) | ||
| JPS62169858U (en) | ||
| JPH0296697U (en) | ||
| JPH0331792U (en) | ||
| JPS6324650U (en) | ||
| JPS6219699U (en) | ||
| JPS62158530U (en) | ||
| JPH0251393U (en) |