JPH0420772U - - Google Patents

Info

Publication number
JPH0420772U
JPH0420772U JP1990062484U JP6248490U JPH0420772U JP H0420772 U JPH0420772 U JP H0420772U JP 1990062484 U JP1990062484 U JP 1990062484U JP 6248490 U JP6248490 U JP 6248490U JP H0420772 U JPH0420772 U JP H0420772U
Authority
JP
Japan
Prior art keywords
screen
clamp
sub
signal
parent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1990062484U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990062484U priority Critical patent/JPH0420772U/ja
Publication of JPH0420772U publication Critical patent/JPH0420772U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Picture Signal Circuits (AREA)
  • Studio Circuits (AREA)
  • Processing Of Color Television Signals (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例を示す子画面用映像
信号のペデスタルクランプ回路、第2図は同第1
図を含む親子画面合成処理回路のブロツク図であ
る。 1はクランプパルスBとクランプ電圧VK,V
Cとの子画面用映像信号のペデスタルクランプ回
路1a,1b,1cからなるペデスタルクランプ
回路部、10はクランプ用基準電圧回路、21,
24は輝度/色度信号分離回路、22は親画面映
像信号用ペデスタルクランプ回路部、23は親子
画面合成部、25は子画面映像信号処置のピクチ
ヤ・イン・ピクチヤ回路である。
Fig. 1 shows a pedestal clamp circuit for a video signal for a small screen showing an embodiment of the present invention, and Fig. 2 shows a pedestal clamp circuit for a video signal for a small screen.
FIG. 2 is a block diagram of a parent-child screen composition processing circuit including a diagram. 1 is clamp pulse B and clamp voltage VK, V
A pedestal clamp circuit section consisting of pedestal clamp circuits 1a, 1b, and 1c for the video signal for the small screen with C, 10 is a reference voltage circuit for clamping, 21,
24 is a luminance/chromaticity signal separation circuit, 22 is a pedestal clamp circuit for a main screen video signal, 23 is a parent/child screen synthesis section, and 25 is a picture-in-picture circuit for processing a child screen video signal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 親子画面合成機能を有する受像機等の子画面用
輝度Y信号と色差R−Y、B−Y信号とをそれぞ
れコンデンサを介して親子画面合成部の入力用増
幅器のベース回路に接続し、親画面映像信号用ク
ランプ基準電圧と共通のクランプ電圧によるクラ
ンプパルスを入力とする子画面用ペデスタルクラ
ンプ回路を同増幅器のそれぞれベース回路に付加
し、同増幅器よりそれぞれ直流分を再生した子画
面用輝度Y信号と色差R−Y、B−Y信号とを出
力してなるテレビ受像機。
The luminance Y signal and the color difference R-Y, B-Y signals for the sub-screen of a receiver having a parent-child screen compositing function are respectively connected to the base circuit of the input amplifier of the parent-child screen compositing section through capacitors. A pedestal clamp circuit for the sub-screen which inputs the clamp pulse from the clamp reference voltage for the video signal and the common clamp voltage is added to each base circuit of the same amplifier, and the luminance Y signal for the sub-screen is generated by regenerating the DC component from the same amplifier. A television receiver that outputs color difference R-Y and B-Y signals.
JP1990062484U 1990-06-13 1990-06-13 Pending JPH0420772U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990062484U JPH0420772U (en) 1990-06-13 1990-06-13

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990062484U JPH0420772U (en) 1990-06-13 1990-06-13

Publications (1)

Publication Number Publication Date
JPH0420772U true JPH0420772U (en) 1992-02-21

Family

ID=31591676

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990062484U Pending JPH0420772U (en) 1990-06-13 1990-06-13

Country Status (1)

Country Link
JP (1) JPH0420772U (en)

Similar Documents

Publication Publication Date Title
JPH0420772U (en)
JP2692897B2 (en) Luminance signal / color signal separation circuit
JP2003158749A (en) Color video display signal processor
US4979024A (en) Vertical contour enhancement suppression circuit
JP2607705B2 (en) YC separation circuit
JP2507710Y2 (en) PIP TV receiver
JPH04630Y2 (en)
JPS6123775U (en) tuner unit
JPS5850685Y2 (en) Integrated circuit for color television signal processing
JPH03135186A (en) Color television receiver
JPH0514617Y2 (en)
JPH0744144Y2 (en) Color television receiver
JPH032787U (en)
JPH01236889A (en) Y/c separating circuit
JPS6141291A (en) Comb-line filter circuit
JPS61179887U (en)
JPH0225189A (en) Television receiver
JPS59105781A (en) Video signal processing circuit
JPS6372986U (en)
JPH03107880U (en)
JPH0182577U (en)
JPS58584U (en) Color signal processing circuit of color television receiver
JPS61191686U (en)
JPH01117191U (en)
JPS60130291A (en) Multisystem television receiver