JPH0420877A - Semiconductor-device testing apparatus - Google Patents

Semiconductor-device testing apparatus

Info

Publication number
JPH0420877A
JPH0420877A JP2124990A JP12499090A JPH0420877A JP H0420877 A JPH0420877 A JP H0420877A JP 2124990 A JP2124990 A JP 2124990A JP 12499090 A JP12499090 A JP 12499090A JP H0420877 A JPH0420877 A JP H0420877A
Authority
JP
Japan
Prior art keywords
package
leads
main body
sample mounting
recess
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2124990A
Other languages
Japanese (ja)
Inventor
Yasuhiro Nakaya
中舎 安宏
Norio Hidaka
日高 紀雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2124990A priority Critical patent/JPH0420877A/en
Publication of JPH0420877A publication Critical patent/JPH0420877A/en
Pending legal-status Critical Current

Links

Landscapes

  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)

Abstract

PURPOSE:To achieve high efficiency in a testing process by providing a sample mounting stage wherein coupling pins are provided at the four corners of the bottom surface in which a hole is opened in the upright pattern, a supporting plate which is coupled so that the plate can be moved up and down is provided in the main body, and a package holding tool can be capped so that the tool can be attached and removed. CONSTITUTION:A package holding tool 1 comprises a main body 2 and a supporting plate 3. Coupling pins 2a are provided at the four corners of the main body 2. A recess part 3a into which a package 5 escapes is provided at the central part of the supporting plate 3. A holding member 3b for elastically holding the corner of the package 5 is provided at one corner of the recess part 3a. A plurality of leads 5a are guided out of the package 5 and coupled into guide grooves 3c one by one. The guide grooves 3c are provided at the peripheral part at the same interval as the leads 5a. The supporting plate 3 is coupled in the main body 2 so that the plate can be moved up and down. The plate is elastically energized with a spring and the like so that the plate protrudes from the bottom surface of the main body 2. At the central part of the sample mounting stage 4, a recess 4a into which the package 5 escapes is patterned. A contact piece 4b is patterned at the peripheral part of the recess 4a. Coupling holes 4c into which the pins 2a that are provided at the main body 2 of the holding tool 1 are coupled are provided at the four corners.

Description

【発明の詳細な説明】 〔概 要〕 特に動作特性が高速で、かつリード数の多い半導体装置
の試験装置に関し、 リードを精度よく位置決め可能に保持できることを目的
とし、 パッケージ保持具と、試料載置台を有し、前記パッケー
ジ保持具は、開口した底面の4隅に嵌合ピンが立設され
た箱型の本体と、本体の中に上下動可能に嵌まり、かつ
下方に弾付勢された支持板とを有し、前記支持板は、中
央部にパッケージが置かれる凹部と、少なくとも1隅に
パッケージの角が弾接される挟持部材と、周縁部にパッ
ケージから導出した複数本のリードのそれぞれが位置決
め可能に嵌まり、かつ下方に導出した案内溝を有するも
のであり、前記試料載置台は、パッケージ保持具が着脱
可能に冠着されるものであって、中央部にリード5aが
逃げる窪みと、周縁部に案内溝に嵌まったリードのそれ
ぞれが弾接する接触子と、4隅に嵌合ピンが挿入される
嵌入孔を有するものであるように構成する。
[Detailed Description of the Invention] [Summary] The purpose of the present invention is to provide a package holder and a sample mounting device for the purpose of holding the leads in a manner that enables accurate positioning, particularly for test equipment for semiconductor devices with high-speed operating characteristics and a large number of leads. The package holder has a box-shaped main body with fitting pins erected at four corners of an open bottom surface, and is fitted into the main body so as to be movable up and down, and is elastically biased downward. The support plate has a recessed portion in the center in which the package is placed, a holding member in at least one corner to which a corner of the package comes into elastic contact, and a plurality of leads led out from the package in the peripheral portion. Each of the sample mounting tables is fitted in a positionable manner and has a guide groove led out downward, and the sample mounting table has a package holder removably attached thereto, and a lead 5a is provided in the center of the table. It is configured to have a recess that escapes, a contact on the peripheral edge to which each of the leads fitted in the guide groove comes into elastic contact, and fitting holes at four corners into which fitting pins are inserted.

〔産業上の利用分野〕[Industrial application field]

本発明は、半導体装置の試験装置に係わり、特に動作周
波数が高く、しかもリード数の多い半導体素子をパッケ
ージした半導体装置の試験装置に関する。
The present invention relates to a testing apparatus for semiconductor devices, and more particularly to a testing apparatus for semiconductor devices in which a semiconductor element having a high operating frequency and a large number of leads is packaged.

近年、シリコンに替わるガリウム砒素のような化合物半
導体などからなる動作特性の速い半導体素子の高集積化
が進んでいる。ところが、動作周波数が高くしかも導出
リードの多い半導体素子に対しては、チップのま\評価
が可能で試験効率もよい従来のICCプローへ周波数帯
域の制約から使用困難となっている。
In recent years, the integration of semiconductor elements with fast operating characteristics made of compound semiconductors such as gallium arsenide, which replaces silicon, has been progressing. However, for semiconductor devices with a high operating frequency and a large number of lead-out leads, it is difficult to use the conventional ICC probe, which allows chip evaluation and has good test efficiency, due to frequency band limitations.

そこで、チップを一旦パッケージに封入したあと、その
パッケージを用いてチップ段階の評価を行わざるを得な
い状況であり、如何に精度よ(しかも効率的に評価する
かが課題となっている。
Therefore, once a chip is sealed in a package, it is necessary to evaluate the chip using the package, and the challenge is how to evaluate accurately (and efficiently).

〔従来の技術〕[Conventional technology]

従来、高速で動作しリードの数も多い半導体素子(以下
、高速ICと略称)のパッケージを試験装置に装着する
には、次のような手段が採られていた。
Conventionally, the following methods have been used to mount a package of a semiconductor element (hereinafter abbreviated as high-speed IC) that operates at high speed and has a large number of leads into a test apparatus.

■試験装置に内設されたプリント基板にICソケットを
実装しておき、そのICソケットにパ・ノケージを装着
する。
■An IC socket is mounted on a printed circuit board installed inside the test equipment, and a package is attached to the IC socket.

■パッケージから導出したリードを、はんだなどを用い
て試験装置の内設されたプリント基板に直接固着する。
■The leads led out from the package are directly fixed to the printed circuit board installed inside the test equipment using solder or the like.

■試験装置の内設されたプリント基板に、パッケージか
ら導出したリードに対応する配線パターンを設けて接触
子となし、その接触子にリードを重ねて圧接する。
(2) A wiring pattern corresponding to the leads led out from the package is provided on the printed circuit board installed inside the test equipment to serve as contacts, and the leads are overlapped and pressed onto the contacts.

まず、■の手段によれば、パッケージを非破壊で容易に
着脱できるが、高速ICの評価に際しては、ICソケッ
ト内やパッケージから導出したリードとICソケットの
接触子との間におけるインピーダンスを整合させること
が厄介である。
First, according to the method (2), the package can be easily attached and detached without destruction, but when evaluating high-speed ICs, it is necessary to match the impedance between the IC socket or the leads led out from the package and the contacts of the IC socket. This is troublesome.

次に■の手段では、パッケージをプリント基板に固着し
たりプリント基板から外したりするのに多大な工数を要
し、プリント基板を傷めず、試料を非破壊で着脱するこ
とは厄介である。
Next, with the method (2), it takes a lot of man-hours to fix the package to the printed circuit board and to remove it from the printed circuit board, and it is difficult to attach and detach the sample without damaging the printed circuit board and without destroying it.

それに対して■の手段は、試料を傷めずに着脱すること
ができる。また、インピーダンスの整合も取り易く、高
速rcの評価を行うのに適した手段である。
On the other hand, the method (2) allows attachment and detachment without damaging the sample. Furthermore, it is easy to match impedances, and is a suitable means for evaluating high-speed RC.

〔発明が解決しようとする課題] 以上述べたように、高速ICの評価を行うためにパッケ
ージを試験装置に装着するには、リードと試験装置のプ
リント基板に設けられた接触子とを位置合わせして圧接
する手段が適している。
[Problems to be Solved by the Invention] As described above, in order to mount a package on a test device for high-speed IC evaluation, it is necessary to align the leads and the contacts provided on the printed circuit board of the test device. A suitable method is to apply pressure by applying pressure.

ところで、プリント基板に設けられる接触子の方は、精
度よく設けることができる。
By the way, the contacts provided on the printed circuit board can be provided with high precision.

しかし、パッケージの方は、リードが細くて本数が多く
なると、パンケージ製作時に寸法のばらつきが避けられ
ない上にリードが変形したりして、リードと接触子を一
括して位置合わせすることが容易でな(なる。そして、
隣接するり−F間の短絡とかリードと接触子との導通不
良といった試験の信鯨性に問題があった。
However, when it comes to packages, when the leads are thin and the number of leads increases, it is difficult to align the leads and contacts all at once, making it difficult to align the leads and contacts all at once. Dena (Naru. And,
There were problems with reliability of the test, such as short circuits between adjacent wires and F, and poor continuity between leads and contacts.

それを避けようとすると、リードの変形状態を一々調べ
るといった手間を掛ける必要が生じ、作業効率の上から
問題があった。
If an attempt is made to avoid this, it becomes necessary to take the time and effort to check the deformed state of each lead, which poses a problem in terms of work efficiency.

そこで本発明は、パッケージから導出したリードを精度
よく位置決め可能に保持できるパンケージ保持具を具え
てなる半導体装置の試験装置を提供することを目的とし
ている。
SUMMARY OF THE INVENTION Accordingly, an object of the present invention is to provide a semiconductor device testing apparatus that includes a pan cage holder that can hold leads led out from a package in a positionable and accurate manner.

〔課題を解決するための手段] 上で述べた課題は、 パッケージ保持具と、試料載置台を有し、前記パッケー
ジ保持具は、開口した底面の4隅に嵌合ピンが立設され
た箱型の本体と、本体の中に上下動可能に嵌まり、かつ
下方に弾付勢された支持板とを有し、 前記支持板は、中央部にパンケージが置かれる凹部と、
少なくとも1隅にパッケージの角が弾接される挟持部材
と、周縁部にパッケージから導出した複数本のリードの
それぞれが位置決め可能に嵌まり、かつ下方に弯出した
案内溝を有するものであり、 前記試料載置台は、パッケージ保持具が着脱可能に冠着
されるものであって、中央部にリード5aが逃げる窪み
と、周縁部に案内溝に嵌まったリードのそれぞれが弾接
する接触子と、4隅に嵌合ピンが挿入される嵌入孔を有
するものであるように構成された半導体装置の試験装置
によって解決される。
[Means for Solving the Problems] The above-mentioned problems are as follows: The package holder is a box having a package holder and a sample mounting table, and the package holder is a box with fitting pins erected at the four corners of the open bottom surface. The mold has a main body, and a support plate that fits into the main body so as to be movable up and down and is elastically biased downward, and the support plate has a recess in the center in which the pan cage is placed;
A holding member having at least one corner in elastic contact with a corner of the package, and a guide groove in which each of the plurality of leads led out from the package is fitted in a positioning manner at the peripheral edge and curved downward, The sample mounting table has a package holder removably attached thereto, and has a recess in the center where the leads 5a escape, and a contact on the periphery with which each of the leads fitted in the guide groove comes into elastic contact. This problem is solved by a semiconductor device testing apparatus configured to have fitting holes at four corners into which fitting pins are inserted.

〔作 用〕[For production]

リード数の多い高速ICの評価に際して、例えばプリン
ト基板に接触子を設けてリードを弾接する従来の試験装
置においては、リードの変形などに起因して接触子とリ
ードの位置合わせに難点があったのに対して、本発明に
おいては、リードの位置決めが正確にできるようにして
いる。
When evaluating high-speed ICs with a large number of leads, for example, with conventional test equipment that places contacts on a printed circuit board and makes elastic contact with the leads, there are difficulties in aligning the contacts and leads due to deformation of the leads. In contrast, in the present invention, the leads can be positioned accurately.

すなわち、パッケージ保持具の本体に嵌まって下方に弾
付勢されて上下動可能な支持板の周縁部に個々のリード
が嵌まる案内溝を設け、その案内溝にリードを沿わせる
ことによってリードの変形などを矯正するようにしてい
る。
That is, a guide groove into which each lead is fitted is provided on the peripheral edge of a support plate that fits into the main body of the package holder and can be moved up and down by being biased downward, and the leads are moved along the guide groove. We are trying to correct deformities, etc.

また、本体の4隅に嵌合ピンを立て、その嵌合ピンをプ
リント基板に設けた嵌入孔に嵌めれば、案内溝に嵌まっ
たリードと試料載置台に設けた接触子とが自動的に精度
よく位置合わせされるようにしている。
In addition, by setting up the fitting pins at the four corners of the main body and fitting the fitting pins into the fitting holes provided on the printed circuit board, the leads fitted in the guide grooves and the contacts provided on the sample mounting table will automatically connect. This ensures accurate alignment.

さらに、案内溝を下方に弯出させて、リードと接触子が
安定に弾接するようにしている。
Furthermore, the guide groove is curved downward to ensure stable elastic contact between the lead and the contact.

こうして、リードが細くて本数も多い高速ICのパッケ
ージを、試験装置に安定に装着することができる。
In this way, a high-speed IC package with a large number of thin leads can be stably mounted on the test equipment.

〔実施例〕〔Example〕

第1図は本発明の実施例の分解斜視図、第2図は第1図
の断面図、第3図は第1図の一部拡大斜視図である。
1 is an exploded perspective view of an embodiment of the present invention, FIG. 2 is a sectional view of FIG. 1, and FIG. 3 is a partially enlarged perspective view of FIG. 1.

図中、1はパッケージ保持具、2は本体、2aは嵌合ピ
ン、3は支持板、3aは凹部、3bは挟持部材、3cは
案内溝、3dはばね、4は試料載置台、4aは窪み、4
bは接触子、4Cは嵌入孔、5はパッケージ、5aはリ
ードである。
In the figure, 1 is a package holder, 2 is a main body, 2a is a fitting pin, 3 is a support plate, 3a is a recess, 3b is a holding member, 3c is a guide groove, 3d is a spring, 4 is a sample mounting table, 4a is a hollow, 4
b is a contact, 4C is a fitting hole, 5 is a package, and 5a is a lead.

第1図〜第2図において、パッケージ保持具1は本体2
と支持板3から構成されている。
In FIGS. 1 and 2, the package holder 1 is the main body 2.
and a support plate 3.

本体2は底面が開口した箱で、材料は金属でもプラスチ
ックでもよい。そして、この本体2の4隅には嵌合ピン
2aが設けられている。
The main body 2 is a box with an open bottom, and may be made of metal or plastic. Fitting pins 2a are provided at the four corners of the main body 2.

支持板3はプラスチックなどの絶縁材料で構成されてい
る。そして、中央部にパッケージ5が逃げる凹部3aが
設けら・れており、その凹部3aの少なくともl隅には
、パッケージ5の角を弾接して挟み付ける挟持部材3b
が設けられている。
The support plate 3 is made of an insulating material such as plastic. A recess 3a for the package 5 to escape is provided in the center, and at least one corner of the recess 3a is provided with a clamping member 3b that elastically contacts and clamps the corner of the package 5.
is provided.

また、周縁部には、パッケージ5から導出した複数本の
り一部5aが一本ずつ嵌まる案内溝3Cが、リート’5
aと同じ間隔で、第3図に示したように弯出した形状で
設けられている。そして、パッケージ5から導出したり
−ド5aが、例えば幅が0.16mm、厚さが0.08
mmなので、案内溝30の形状は、例えば幅が0.2m
m、深さが0.03mmとなして、リード5aは案内溝
3cから0.05mm出っ張るようになっている。
In addition, a guide groove 3C in which each of the plurality of glue portions 5a drawn out from the package 5 is fitted is provided on the periphery of the REET'5.
They are provided at the same intervals as a, and in a curved shape as shown in FIG. The wire 5a led out from the package 5 has a width of 0.16 mm and a thickness of 0.08 mm, for example.
mm, the shape of the guide groove 30 is, for example, 0.2 m wide.
m, the depth is 0.03 mm, and the lead 5a protrudes from the guide groove 3c by 0.05 mm.

この支持板3は本体2の中に上下動可能に嵌まっており
、本体2の底面から例えば0.5mm程度突出するよう
に、ばね3dなどによって弾付勢されている。
This support plate 3 is fitted into the main body 2 so as to be movable up and down, and is elastically biased by a spring 3d or the like so as to protrude from the bottom surface of the main body 2 by, for example, about 0.5 mm.

試料載置台4は図示してない試験装置の一部をなし、表
面は例えばプリント基板によって構成されている。そし
て、中央部にパッケージ5が逃げる窪み4aと、その窪
み4aの周縁部に接触子4bがパターニングされている
。また、4隅にはパッケージ保持具1の本体2に設けら
れた嵌合ピン2aが嵌まる嵌入孔4cが設けられている
The sample mounting table 4 forms a part of a test apparatus (not shown), and its surface is formed of, for example, a printed circuit board. A depression 4a in which the package 5 escapes is formed in the center, and contacts 4b are patterned around the periphery of the depression 4a. Moreover, fitting holes 4c into which fitting pins 2a provided on the main body 2 of the package holder 1 are fitted are provided at the four corners.

そして、試料載置台4の上にパッケージ保持具1を被せ
るようにして、嵌合ピン2aを嵌入孔4Cに嵌合させる
と、案内溝30の嵌まって出っ張っているリード5aが
接触子4bと位置合わせされるようになっている。
Then, when the package holder 1 is placed over the sample mounting table 4 and the fitting pin 2a is fitted into the fitting hole 4C, the lead 5a fitted in the guide groove 30 and protruding comes into contact with the contact 4b. It is now aligned.

そこで、支持板3が下方に弾付勢されており、案内溝3
cが弯出しているので、試料載置台4にパッケージ保持
具1を冠着すれば、リード5aと接触子4bは位置決め
精度よぐ弾接することになる。
Therefore, the support plate 3 is biased downward, and the guide groove 3
Since c is curved, when the package holder 1 is mounted on the sample mounting table 4, the leads 5a and the contacts 4b come into elastic contact with good positioning accuracy.

パッケージ保持具1を試料!!21台4に固定するのに
、こ−では、例えば嵌合ピン2aの少なくとも1個を雄
ねじにして本体2を貫通させ、雌ねじの嵌入孔4cと螺
着するようにしているが、種々の変形が可能である。
Sample package holder 1! ! 21 In order to fix it to the base 4, for example, at least one of the fitting pins 2a is made into a male thread, penetrates the main body 2, and is screwed into the fitting hole 4c of a female thread, but various modifications can be made. is possible.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、リード数の多いパッケージからなる高
速ICの評価に際して、リードに変形があっても、パン
ケージ保持具の支持板に設けた案内溝によって精度よく
位置決めができる。
According to the present invention, when evaluating a high-speed IC consisting of a package with a large number of leads, even if the leads are deformed, the guide grooves provided on the support plate of the pan cage holder allow accurate positioning.

また、支持板を下方に弾付勢し、案内溝を弯出した形状
にすることによって、リードを試料[置台の接触子と安
定に弾接させることができる。
In addition, by biasing the support plate downward and making the guide groove curved, the leads can be brought into stable elastic contact with the contacts of the sample mounting table.

こうして、本発明は、リード数の多いパッケージからな
る高速ICの試験工程の効率化と試験の信顛性の向上に
寄与するところが大である。
Thus, the present invention greatly contributes to streamlining the testing process and improving the reliability of testing for high-speed ICs consisting of packages with a large number of leads.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の実施例の分解斜視図、第2図は第1図
の断面図、 第3図は第1図の一部拡大斜視図、 である。 図において、 ■はパッケージ保持具、 2は本体、 3は支持板、 3bは挟持部材、 2aは嵌合ピン、 3aは凹部、 3cは案内溝、 4は試料載置台、 4bは接触子、 5はパッケージ、 4aは窪み、 4cは嵌入孔、 5aはリード、
1 is an exploded perspective view of an embodiment of the present invention, FIG. 2 is a sectional view of FIG. 1, and FIG. 3 is a partially enlarged perspective view of FIG. 1. In the figure, ■ is a package holder, 2 is a main body, 3 is a support plate, 3b is a holding member, 2a is a fitting pin, 3a is a recess, 3c is a guide groove, 4 is a sample mounting table, 4b is a contact, 5 is the package, 4a is the recess, 4c is the insertion hole, 5a is the lead,

Claims (1)

【特許請求の範囲】 1)パッケージ保持具(1)と、試料載置台(4)を有
し、 前記パッケージ保持具(1)は、開口した底面の4隅に
嵌合ピン(2a)が立設された箱型の本体(2)と、該
本体(2)の中に上下動可能に嵌まり、かつ下方に弾付
勢された支持板(3)とを有し、前記支持板(3)は、
中央部にパッケージ(5)が置かれる凹部(3a)と、
少なくとも1隅に該パッケージ(5)の角が弾接される
挟持部材(3b)と、周縁部に該パッケージ(5)から
導出した複数本のリード(5a)のそれぞれが位置決め
可能に嵌まり、かつ下方に弯出した案内溝(3c)を有
するものであり、前記試料載置台(4)は、前記パッケ
ージ保持具(1)が着脱可能に冠着されるものであって
、中央部に前記パッケージ(5)が逃げる窪み(4a)
と、周縁部に前記案内溝(3c)に嵌まった前記リード
(5a)のそれぞれが弾接する接触子(4b)と、4隅
に前記嵌合ピン(2a)が挿入される嵌入孔(4c)を
有するものである ことを特徴とする半導体装置の試験装置。 2)前記嵌合ピン(2a)の少なくとも1個が雄ねじで
、該嵌合ピン(2a)に対向する前記嵌入孔(4c)が
雌めじである 請求項1記載の半導体装置の試験装置。
[Scope of Claims] 1) It has a package holder (1) and a sample mounting table (4), and the package holder (1) has fitting pins (2a) standing at four corners of an open bottom surface. The support plate (3) is fitted into the main body (2) so as to be movable up and down and is elastically biased downward. )teeth,
a recess (3a) in which the package (5) is placed in the center;
a clamping member (3b) with which a corner of the package (5) comes into elastic contact with at least one corner, and a plurality of leads (5a) led out from the package (5) are fitted into the peripheral edge thereof so as to be positionable; The sample mounting table (4) has a downwardly curved guide groove (3c), and the package holder (1) is removably attached to the sample mounting table (4), and the sample mounting table (4) has a guide groove (3c) that is curved downward. Recess (4a) where package (5) escapes
, contacts (4b) on the peripheral edge of which each of the leads (5a) fitted in the guide groove (3c) comes into elastic contact; and fitting holes (4c) in the four corners into which the fitting pins (2a) are inserted. ) A testing device for a semiconductor device, characterized in that it has the following features. 2) The semiconductor device testing apparatus according to claim 1, wherein at least one of the fitting pins (2a) has a male thread, and the fitting hole (4c) facing the fitting pin (2a) has a female thread.
JP2124990A 1990-05-15 1990-05-15 Semiconductor-device testing apparatus Pending JPH0420877A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2124990A JPH0420877A (en) 1990-05-15 1990-05-15 Semiconductor-device testing apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2124990A JPH0420877A (en) 1990-05-15 1990-05-15 Semiconductor-device testing apparatus

Publications (1)

Publication Number Publication Date
JPH0420877A true JPH0420877A (en) 1992-01-24

Family

ID=14899180

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2124990A Pending JPH0420877A (en) 1990-05-15 1990-05-15 Semiconductor-device testing apparatus

Country Status (1)

Country Link
JP (1) JPH0420877A (en)

Similar Documents

Publication Publication Date Title
US4340860A (en) Integrated circuit carrier package test probe
US6836003B2 (en) Integrated circuit package alignment feature
US5495179A (en) Carrier having interchangeable substrate used for testing of semiconductor dies
US5245277A (en) Clamp for testing used integrated circuit devices
KR950013605B1 (en) Chip holding device for burn-in test and manufacturing method thereof
JPH04234141A (en) Tab frame; connecting method of it to substrate
CN115547899A (en) Chip mounting jig and chip mounting process
JPH07113840A (en) Carrier having replaceable substrate used in test of semiconductor die
JPH0420877A (en) Semiconductor-device testing apparatus
US5766978A (en) Process for testing an integrated circuit package using an integrated circuit package retainer
US5455518A (en) Test apparatus for integrated circuit die
EP0600604A1 (en) Apparatus and process for bare chip test and burn-in
JP2001338944A (en) Fixing jig, wiring board with fixing jig, electronic component mounted body, and manufacturing method thereof
JPH072975U (en) Probe card suitable for heating or cooling test
JPS6124822B2 (en)
JPH0629359A (en) Guide mask type probe board
JPH11142437A (en) Probe card and its manufacturing method
WO2018068627A1 (en) Apparatus for chip testing and programming, and manufacturing method therefor
JPS5912615Y2 (en) probe card
JPH06273484A (en) Inspection device of semiconductor element
JPH08274206A (en) Premold package
KR20050052933A (en) Semiconductor device soldering method and board apparatus therefor
JPH09329646A (en) Semiconductor device testing equipment
JPH05174926A (en) Testing socket
JPH03112143A (en) Socket for testing semiconductor element