JPH04219970A - Adjusting method of resistance value of resistance element - Google Patents
Adjusting method of resistance value of resistance elementInfo
- Publication number
- JPH04219970A JPH04219970A JP41321890A JP41321890A JPH04219970A JP H04219970 A JPH04219970 A JP H04219970A JP 41321890 A JP41321890 A JP 41321890A JP 41321890 A JP41321890 A JP 41321890A JP H04219970 A JPH04219970 A JP H04219970A
- Authority
- JP
- Japan
- Prior art keywords
- resistance
- resistance element
- resistance value
- focused ion
- ion beam
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
【0001】0001
【産業上の利用分野】本発明は、抵抗素子の抵抗値調整
方法、特に半導体集積回路(以下「IC」という)の半
導体により構成された抵抗素子、例えば半導体基板の表
面部に形成された拡散抵抗素子あるいは半導体基板上に
絶縁膜を介して形成された多結晶シリコン等からなる半
導体層抵抗素子の抵抗値を調整する抵抗素子の抵抗値調
整方法に関する。[Industrial Field of Application] The present invention relates to a method for adjusting the resistance value of a resistive element, and more particularly to a resistive element constructed of a semiconductor of a semiconductor integrated circuit (hereinafter referred to as "IC"), for example, a diffusion resistance value formed on the surface of a semiconductor substrate. The present invention relates to a method for adjusting the resistance value of a resistance element, which adjusts the resistance value of a resistance element or a semiconductor layer resistance element made of polycrystalline silicon or the like formed on a semiconductor substrate via an insulating film.
【0002】0002
【従来の技術】ICには抵抗として半導体基板の表面部
に形成した拡散抵抗を用いることが多い。特に複数の拡
散抵抗を抵抗値を所定の比率に設定して使用する場合が
多い。図3の(A)、(B)はそのような複合拡散抵抗
の従来例の一を示すもので、(A)は平面図、(B)は
(A)のB−B線に沿う断面図である。2. Description of the Related Art A diffused resistor formed on the surface of a semiconductor substrate is often used as a resistor in an IC. In particular, a plurality of diffused resistors are often used with their resistance values set at a predetermined ratio. Figures 3 (A) and 3 (B) show one conventional example of such a composite diffused resistor, where (A) is a plan view and (B) is a cross-sectional view taken along line BB in (A). It is.
【0003】図面において、1は例えばp型の半導体基
板、2はn− 型のウエル、3はn+ 型埋込層、4は
n+ 型プラグイン領域、5(5a、5b)はp型の拡
散抵抗素子(R1、R2)、6、6は該拡散抵抗5の両
端部に形成されたp+ 型コンタクト領域、7は半導体
基板1表面の絶縁膜、8、8は例えばアルミニウムから
なる上記コンタクト領域6、6にコンタクトせしめられ
た例えばアルミニウムからなる電極である。In the drawings, 1 is a p-type semiconductor substrate, 2 is an n-type well, 3 is an n+-type buried layer, 4 is an n+-type plug-in region, and 5 (5a, 5b) is a p-type diffusion. The resistance elements (R1, R2), 6, 6 are p+ type contact regions formed at both ends of the diffused resistor 5, 7 is an insulating film on the surface of the semiconductor substrate 1, and 8, 8 is the contact region 6 made of aluminum, for example. , 6 are electrodes made of aluminum, for example.
【0004】図3の(B)には一つの拡散抵抗素子R1
(5a)のみが現われるが、(A)に示すように1つの
ウエル2内に2個の拡散抵抗素子R1とR2(5b)が
所定の比率の抵抗値を持つように設けられている。FIG. 3B shows one diffused resistance element R1.
Although only (5a) appears, as shown in (A), two diffused resistance elements R1 and R2 (5b) are provided in one well 2 so as to have a predetermined ratio of resistance values.
【0005】[0005]
【発明が解決しようとする課題】ところで、抵抗値が所
定の比率を持つように設けられた拡散抵抗素子R1(5
a)、R2(5b)は、不純物濃度のバラツキ、拡散層
の長さ、幅、深さ等の寸法上のバラツキにより抵抗値の
比率が所望の値からずれることが少なくなかった。IC
の回路特性上比率が数%あると好ましくないが、従来に
おいて拡散抵抗素子が一旦製造されてしまうとその比率
を調整することは不可能であり、このことが回路特性の
向上を阻む要因となっていた。また、図4に示すように
ICの抵抗を半導体基板1上に絶縁膜7を介して形成し
た半導体層9、例えばポリシリコン層からなる半導体層
抵抗素子により形成した場合にもこのような問題が生じ
た。即ち、抵抗素子の抵抗値の比率にバラツキがあると
いうのは拡散抵抗素子であるか半導体層抵抗素子である
かを問わず存在する問題であった。[Problems to be Solved by the Invention] By the way, the diffusion resistance element R1 (5
a) and R2 (5b), the ratio of resistance values often deviated from the desired value due to variations in impurity concentration and variations in dimensions such as the length, width, and depth of the diffusion layer. IC
A ratio of a few percent is undesirable in terms of circuit characteristics, but in the past, once a diffused resistance element has been manufactured, it is impossible to adjust the ratio, and this is a factor that prevents improvements in circuit characteristics. was. Further, as shown in FIG. 4, this problem also occurs when the IC resistance is formed by a semiconductor layer 9 formed on a semiconductor substrate 1 with an insulating film 7 interposed therebetween, such as a semiconductor layer resistance element made of a polysilicon layer. occured. That is, the problem of variations in the ratio of resistance values of resistive elements exists regardless of whether they are diffused resistive elements or semiconductor layer resistive elements.
【0006】本発明はこのような問題点を解決すべく為
されたものであり、ICの半導体からなる抵抗素子の抵
抗値を調整できる新規な抵抗素子の抵抗値調整方法を提
供することを目的とする。The present invention has been made to solve these problems, and an object of the present invention is to provide a novel method for adjusting the resistance value of a resistor element made of a semiconductor in an IC. shall be.
【0007】[0007]
【課題を解決するための手段】本発明抵抗素子の抵抗値
調整方法は、抵抗素子に集束イオンビームで不純物をド
ープすることにより抵抗素子の抵抗値を調整することを
特徴とする。A method for adjusting the resistance value of a resistance element according to the present invention is characterized in that the resistance value of the resistance element is adjusted by doping the resistance element with an impurity using a focused ion beam.
【0008】[0008]
【実施例】以下、本発明抵抗素子の抵抗値調整方法を図
示実施例に従って詳細に説明する。図1の(A)、(B
)は本発明抵抗素子の抵抗値調整方法の一つの実施例を
説明するためのもので、(A)は平面図、(B)はB−
B線視断面図である。本実施例は、2個の拡散抵抗素子
R1(5a)、R2(5b)の一方、例えばR1の方が
R1とR2の比率を所定の比率にするのに大きすぎる場
合を示す。この場合は当然のことながら、拡散抵抗素子
R1(5a)の方を抵抗値を低くする必要があり、それ
は集束イオンビーム(FIB)によりp型不純物、例え
ばホウ素Bをドープすることにより行う。DESCRIPTION OF THE PREFERRED EMBODIMENTS A method for adjusting the resistance value of a resistance element according to the present invention will be explained in detail below according to the illustrated embodiments. Figure 1 (A), (B)
) are for explaining one embodiment of the resistance value adjustment method of the resistance element of the present invention, (A) is a plan view, (B) is a B-
It is a sectional view taken along the B line. This embodiment shows a case where one of the two diffused resistance elements R1 (5a) and R2 (5b), for example, R1 is too large to maintain the ratio of R1 and R2 to a predetermined ratio. In this case, naturally, it is necessary to lower the resistance value of the diffused resistance element R1 (5a), and this is done by doping it with a p-type impurity, such as boron B, using a focused ion beam (FIB).
【0009】本例における拡散抵抗素子5a、5bの長
さは例えば15μm、幅は5μm、深さは0.3μm、
拡散抵抗素子5a・5bの間の間隔は10μmであり、
5μmよりも小さな例えば1〜3μm程度のビーム径の
集束イオンビームにより拡散抵抗素子5aの表面部をス
キャンして接合深さ(この場合0.3μm)の半分(こ
の場合0.15μm)のところまで不純物を適宜な量ド
ープする。図面において、10は集束イオンビーム、1
1はスキャンをし終った領域、2点鎖線で示す11aは
まだスキャンが済んでいない領域である。The length of the diffused resistance elements 5a and 5b in this example is, for example, 15 μm, the width is 5 μm, the depth is 0.3 μm,
The distance between the diffused resistance elements 5a and 5b is 10 μm,
The surface of the diffused resistance element 5a is scanned by a focused ion beam with a beam diameter smaller than 5 μm, for example, about 1 to 3 μm, until it reaches half the junction depth (0.3 μm in this case) (0.15 μm in this case). Dope an appropriate amount of impurities. In the drawing, 10 is a focused ion beam, 1
1 is an area that has been scanned, and 11a indicated by a two-dot chain line is an area that has not been scanned yet.
【0010】このような不純物ドーピングにより拡散抵
抗素子5aの不純物濃度が高くなり、延いてはその抵抗
値R1が低くなり拡散抵抗素子5aと5bの抵抗値の比
率R1:R2を所定の比率にすることができる。[0010] Such impurity doping increases the impurity concentration of the diffused resistance element 5a, which in turn lowers its resistance value R1, making the ratio R1:R2 of the resistance values of the diffused resistance elements 5a and 5b a predetermined ratio. be able to.
【0011】尚、不純物の集束イオンビームによるドー
ピングを行った後にレーザビームにより拡散抵抗素子R
1(5a)をアニールすると集束イオンビームによる不
純物ドーピングによって生じた結晶欠陥をなくし、結晶
性を回復することができるので好ましい。結晶欠陥はフ
リッカノイズ、バーストノイズの発生原因となることが
多いが、レーザビームによるアニールで結晶性を回復す
ることによりそのようなノイズの低減を図ることができ
る。この場合、レーザビームのビーム径は例えば30μ
mと大きくて良い。というのは、不純物のドーピングは
抵抗値を下げようとする拡散抵抗素子に対してそこから
食み出さないようにすることが必要であるが、結晶性の
回復のためのレーザビーム照射領域は、不純物ドーピン
グをした拡散抵抗素子5aから食み出しても何等問題は
なく、更には不純物ドーピングによる抵抗値調整をしな
い方の拡散抵抗素子R1(5b)に及んでも何等支障が
ないからである。It should be noted that after doping the impurities with a focused ion beam, the diffused resistance element R is formed with a laser beam.
It is preferable to anneal 1(5a) because crystal defects caused by impurity doping with a focused ion beam can be eliminated and crystallinity can be restored. Crystal defects often cause flicker noise and burst noise, but such noise can be reduced by restoring crystallinity through laser beam annealing. In this case, the beam diameter of the laser beam is, for example, 30μ.
M is big and good. This is because it is necessary to prevent impurity doping from protruding into the diffused resistance element whose resistance value is to be lowered, but the laser beam irradiation area for restoring crystallinity is This is because there is no problem even if it protrudes from the impurity-doped diffused resistance element 5a, and furthermore, there is no problem even if it extends to the diffused resistance element R1 (5b) whose resistance value is not adjusted by impurity doping.
【0012】本発明は図2(A)、(B)に示すように
半導体基板1上に絶縁膜7を介して形成した多結晶シリ
コンからなる拡散抵抗素子R1(9a)、R2(9b)
に対しても適用することができる。本実施例における各
半導体層抵抗素子R1(9a)、R2(9b)は例えば
15μm、幅は5μm、深さは0.3μm、拡散抵抗素
子5a・5bの間の間隔は10μmであり、5μmより
も小さな例えば1〜3μm程度のビーム径の集束イオン
ビームにより半導体層抵抗素子R1の薄い表層部をスキ
ャンして不純物のドーピングをする。不純物のドーピン
グ深さを浅くするのは、ドーピングした不純物が薄い絶
縁膜(例えば数百オングストローム)7を通過して半導
体基板1表面部に達してしまうことのないようにするた
めである。尚、10はレーザビーム、11はスキャンし
た領域、11aは未スキャン領域である。The present invention provides diffused resistance elements R1 (9a) and R2 (9b) made of polycrystalline silicon formed on a semiconductor substrate 1 with an insulating film 7 in between, as shown in FIGS. 2(A) and 2(B).
It can also be applied to In this example, each of the semiconductor layer resistance elements R1 (9a) and R2 (9b) is, for example, 15 μm, has a width of 5 μm, has a depth of 0.3 μm, and the interval between the diffused resistive elements 5a and 5b is 10 μm, which is smaller than 5 μm. The thin surface layer of the semiconductor layer resistive element R1 is scanned with a focused ion beam having a beam diameter of, for example, about 1 to 3 μm to dope it with impurities. The reason why the impurity doping depth is made shallow is to prevent the doped impurity from passing through the thin insulating film (for example, several hundred angstroms) 7 and reaching the surface portion of the semiconductor substrate 1. Note that 10 is a laser beam, 11 is a scanned area, and 11a is an unscanned area.
【0013】尚、不純物の集束イオンビームによるドー
ピング後に、レーザビームにより拡散抵抗素子5aをア
ニールして半導体層抵抗素子の結晶性を良くする処理を
するとノイズ低減を図ることができることは、拡散抵抗
素子の場合と同様である。It should be noted that noise reduction can be achieved by annealing the diffused resistive element 5a with a laser beam to improve the crystallinity of the semiconductor layer resistive element after doping with a focused ion beam of impurities. The same is true for .
【0014】本発明は互いにペアあるいは組を成す複数
の抵抗素子からなる複合抵抗の抵抗素子間の抵抗値の比
率の調整をする場合のみならず、単独の抵抗素子の抵抗
値を調整する場合にも適用することができる。The present invention is applicable not only to adjusting the ratio of resistance values between resistive elements of a composite resistor consisting of a plurality of resistive elements forming a pair or group, but also to adjusting the resistance value of a single resistive element. can also be applied.
【0015】[0015]
【発明の効果】本発明抵抗素子の抵抗値調整方法は、半
導体により構成された抵抗素子に集束イオンビームによ
り不純物をドーピングすることを特徴とするものである
。従って、本発明抵抗素子の抵抗値調整方法によれば、
抵抗素子を構成する拡散層あるいは半導体層の不純物濃
度を集束イオンビームによる不純物のドーピングにより
変えることができる。依って、抵抗素子の抵抗値を調整
することができる。The method for adjusting the resistance value of a resistor element according to the present invention is characterized in that a resistor element made of a semiconductor is doped with an impurity using a focused ion beam. Therefore, according to the method for adjusting the resistance value of a resistance element of the present invention,
The impurity concentration of the diffusion layer or semiconductor layer constituting the resistance element can be changed by doping with impurities using a focused ion beam. Therefore, the resistance value of the resistance element can be adjusted.
【図1】(A)、(B)は本発明抵抗素子の抵抗値調整
方法の一つの実施例を示すもので、(A)は平面図、(
B)は(A)のB−B線視断面図である。[Fig. 1] (A) and (B) show one embodiment of the method for adjusting the resistance value of a resistance element of the present invention; (A) is a plan view;
B) is a sectional view taken along line B-B of (A).
【図2】(A)、(B)は本発明抵抗素子の抵抗値調整
方法の他の実施例を示すもので、(A)は平面図、(B
)は(A)のB−B線視断面図である。[Fig. 2] (A) and (B) show other embodiments of the method for adjusting the resistance value of the resistance element of the present invention, (A) is a plan view, and (B)
) is a sectional view taken along line BB of (A).
【図3】(A)、(B)は従来例を示すもので、(A)
は平面図、(B)は(A)のB−B線視断面図である。[Fig. 3] (A) and (B) show conventional examples; (A)
is a plan view, and (B) is a sectional view taken along the line BB of (A).
【図4】別の従来例を示す断面図である。FIG. 4 is a sectional view showing another conventional example.
5a 拡散抵抗素子(R1) 5b 拡散抵抗素子(R2) 9a 半導体層抵抗素子(R1) 9b 半導体層抵抗素子(R2) 10 集束イオンビーム 5a Diffused resistance element (R1) 5b Diffused resistance element (R2) 9a Semiconductor layer resistance element (R1) 9b Semiconductor layer resistance element (R2) 10 Focused ion beam
Claims (1)
れた抵抗素子に集束イオンビームにより不純物をドーピ
ングすることより抵抗素子の抵抗値を調整することを特
徴とする抵抗素子の抵抗値調整方法1. A method for adjusting the resistance value of a resistor element, which comprises adjusting the resistance value of the resistor element by doping impurities into the resistor element made of a semiconductor of a semiconductor integrated circuit using a focused ion beam.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP41321890A JPH04219970A (en) | 1990-12-20 | 1990-12-20 | Adjusting method of resistance value of resistance element |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP41321890A JPH04219970A (en) | 1990-12-20 | 1990-12-20 | Adjusting method of resistance value of resistance element |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH04219970A true JPH04219970A (en) | 1992-08-11 |
Family
ID=18521900
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP41321890A Pending JPH04219970A (en) | 1990-12-20 | 1990-12-20 | Adjusting method of resistance value of resistance element |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH04219970A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009257869A (en) * | 2008-04-15 | 2009-11-05 | Dainippon Printing Co Ltd | Physical quantity sensor and its manufacturing method |
-
1990
- 1990-12-20 JP JP41321890A patent/JPH04219970A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009257869A (en) * | 2008-04-15 | 2009-11-05 | Dainippon Printing Co Ltd | Physical quantity sensor and its manufacturing method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4242691A (en) | MOS Semiconductor device | |
| US4769686A (en) | Semiconductor device | |
| US4001869A (en) | Mos-capacitor for integrated circuits | |
| US5187559A (en) | Semiconductor device and process for producing same | |
| US6013940A (en) | Poly-crystalline silicon film ladder resistor | |
| US5264721A (en) | Insulated-gate FET on an SOI-structure | |
| GB2061003A (en) | Zener diode | |
| JPH09289285A (en) | Semiconductor device and manufacturing method thereof | |
| US4912538A (en) | Structured semiconductor body | |
| US4109273A (en) | Contact electrode for semiconductor component | |
| US6291306B1 (en) | Method of improving the voltage coefficient of resistance of high polysilicon resistors | |
| US4949146A (en) | Structured semiconductor body | |
| JPH07153956A (en) | Thin film transistor and manufacturing method thereof | |
| US5407857A (en) | Method for producing a semiconductor device with a doped polysilicon layer by updiffusion | |
| US6645803B1 (en) | Method for modifying the doping level of a silicon layer | |
| US6054743A (en) | High voltage MOS transistor | |
| JPS63312674A (en) | Thin film semiconductor device | |
| JPS6295860A (en) | Manufacturing method of semiconductor device | |
| KR0129127B1 (en) | Semiconductor devices | |
| JPH03166757A (en) | Semiconductor device | |
| US20020036323A1 (en) | Semiconductor device and method of manufacturing the same | |
| JPH05275699A (en) | Thin film transistor and manufacture thereof | |
| JP3198579B2 (en) | Resistance adjustment method for semiconductor device | |
| JPH09260588A (en) | Semiconductor device | |
| JP2001358088A (en) | Semiconductor device |