JPH04246802A - Initialization system - Google Patents

Initialization system

Info

Publication number
JPH04246802A
JPH04246802A JP5417891A JP5417891A JPH04246802A JP H04246802 A JPH04246802 A JP H04246802A JP 5417891 A JP5417891 A JP 5417891A JP 5417891 A JP5417891 A JP 5417891A JP H04246802 A JPH04246802 A JP H04246802A
Authority
JP
Japan
Prior art keywords
input terminal
adjustment
level
switching
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP5417891A
Other languages
Japanese (ja)
Inventor
Takashi Tsukagoshi
塚越 崇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP5417891A priority Critical patent/JPH04246802A/en
Publication of JPH04246802A publication Critical patent/JPH04246802A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Adjustable Resistors (AREA)

Abstract

PURPOSE:To conduct automatic adjustment completely using an electric interface only without using the mechanical means such as a robot. CONSTITUTION:A switching circuit 6 is provided instead of a strap wire. The input terminal groups A1 to A3 of the switching circuit 6 are switched to B1 to B3 at the time of adjustment and after initializing by the switching signal sent from a switching control signal input terminal 5. Moreover, the fuses F1 to F3 are burnt out in accordance with the level of the data signal determined by the adjustment of the fuses F1 to F3 located in the resistance split circuits R1 to R6 located on the side of the input terminal groups A1 to A3 which will be selected after adjustment. As a result, the level of setting is fixed, and a complete automatic operation can be conducted.

Description

【発明の詳細な説明】[Detailed description of the invention]

【0001】0001

【産業上の利用分野】本発明は、電気・電子機器を調整
する場合の初期設定方式に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an initial setting method for adjusting electrical and electronic equipment.

【0002】0002

【従来の技術】従来の初期設定方式では、次の2つの方
式が採用されている。第1の方式では、各機器毎に個別
に調整が必要な箇所に可変抵抗器或いは可変コンデンサ
のような、可変型の部品を使用する。第2の方式では、
調整が必要な箇所にストラップ端子を設け、調整後にス
トラップ端子を論理“H”レベル或いは論理“L”レベ
ルに固定する。
2. Description of the Related Art Conventional initial setting methods employ the following two methods. In the first method, variable components such as variable resistors or variable capacitors are used at locations that require individual adjustment for each device. In the second method,
A strap terminal is provided at a location where adjustment is required, and after adjustment, the strap terminal is fixed at a logic "H" level or logic "L" level.

【0003】0003

【発明が解決しようとする課題】しかしながら、従来の
初期設定方式では、ロボットを使用した大規模な設備の
場合を除いて、簡易的な設備で自動化を実施しようとす
る場合、可変型の部品の調整作業又はストラップ端子の
設定に必ず人手が必要になり、完全な自動化が困難にな
るという欠点がある
[Problems to be Solved by the Invention] However, with the conventional initial setting method, when trying to implement automation with simple equipment, except in the case of large-scale equipment using robots, it is difficult to The drawback is that manual adjustment is always required for adjustment work or strap terminal settings, making complete automation difficult.

【0004】本発明の目的は、自動調整が可能な初期設
定方式を提供することにある。
An object of the present invention is to provide an initial setting method that allows automatic adjustment.

【0005】[0005]

【課題を解決するための手段】本発明による初期設定方
式は、切替制御信号により複数のデータ信号が供給され
る第1及び第2の入力端子群のどちらか一方を選択する
切替部に於て、前記第1の入力端子群には前記データ信
号がそのまま供給され、前記第2の入力端子群はそれぞ
れヒューズの入った抵抗分割回路に接続されており、設
定信号が入力された場合のみ前記データ信号の極性に応
じて前記ヒューズを溶断させることを特徴とする。
[Means for Solving the Problems] The initial setting method according to the present invention includes a switching section that selects either one of the first and second input terminal groups to which a plurality of data signals are supplied by a switching control signal. , the data signal is supplied as is to the first input terminal group, and the second input terminal group is connected to a resistor divider circuit containing a fuse, and the data signal is supplied only when a setting signal is input. The fuse is blown according to the polarity of the signal.

【0006】[0006]

【作用】本発明の初期設定方式は、ストラップ線の代わ
りに切替部を設け、切替制御信号により調整時と初期設
定後の切替部の第1及び第2の入力端子群を切替え、更
に、調整後選択される第2の入力端子群側の抵抗分割回
路に入っているヒューズを調整で決定されたデータ信号
のレベルに応じて溶断することにより、設定レベルを固
定して完全自動化を行う。
[Function] In the initial setting method of the present invention, a switching section is provided in place of the strap wire, and the first and second input terminal groups of the switching section are switched during adjustment and after initial setting by a switching control signal, and further, the first and second input terminal groups of the switching section are switched during adjustment and after initial setting. Complete automation is achieved by fixing the set level by blowing out the fuse included in the resistor divider circuit on the side of the second input terminal group that is later selected in accordance with the level of the data signal determined by adjustment.

【0007】[0007]

【実施例】次に、本発明の実施例について図面を参照し
て説明する。図1に本発明の一実施例による初期設定方
式を示す。図1は、本発明を可変抵抗器に応用した分圧
回路の例を示す。可変抵抗器2は、8個のMOSトラン
ジスタを使ったスイッチSW1〜SW8と、9個の抵抗
r1〜r9とで構成されている。可変抵抗器2は、電圧
入力端子7から供給される入力電圧Vi を分圧して、
電圧出力端子8へ出力電圧Vo を出力する。抵抗r1
〜r9は、下記の数式1で表される関係を有しており、
回転型の可変抵抗器の8箇所の位置に対応する。
Embodiments Next, embodiments of the present invention will be described with reference to the drawings. FIG. 1 shows an initial setting method according to an embodiment of the present invention. FIG. 1 shows an example of a voltage dividing circuit in which the present invention is applied to a variable resistor. The variable resistor 2 includes switches SW1 to SW8 using eight MOS transistors and nine resistors r1 to r9. The variable resistor 2 divides the input voltage Vi supplied from the voltage input terminal 7, and
Output voltage Vo is output to voltage output terminal 8. resistance r1
~r9 has the relationship expressed by the following formula 1,
Corresponds to 8 positions of rotary variable resistor.

【0008】[0008]

【数1】[Math 1]

【0009】切替回路6は、切替制御信号入力端子5に
供給された切替制御信号により、入力端子A1〜A3と
入力端子B1〜B3のどちらかを選択する。選択論理は
、切替制御信号入力端子5を論理“L”レベルに設定し
た時が調整モードになり、入力端子B1〜B3を選択す
る。本実施例では、切替回路6に2進/10進変換機能
も含めている。仮に、入力端子B1〜B3の全部が論理
“L”レベルの場合、出力端子Q1が論理“L”レベル
、入力端子B1〜B3の全部が論理“H”レベルの場合
、出力端子Q8が論理“L”レベルになり、他の出力端
子Q2〜Q7は論理“H”レベルのままである。
The switching circuit 6 selects either the input terminals A1 to A3 or the input terminals B1 to B3 according to the switching control signal supplied to the switching control signal input terminal 5. The selection logic enters the adjustment mode when the switching control signal input terminal 5 is set to the logic "L" level, and selects the input terminals B1 to B3. In this embodiment, the switching circuit 6 also includes a binary/decimal conversion function. If all input terminals B1 to B3 are at logic "L" level, output terminal Q1 is at logic "L" level, and if all input terminals B1 to B3 are at logic "H" level, output terminal Q8 is at logic "L" level. The other output terminals Q2 to Q7 remain at the logic "H" level.

【0010】調整時には、データ信号入力端子3に供給
されるデータ信号D1〜D3の極性を変えて、電圧出力
端子8から出力される出力電圧Vo の最適値を選択す
る。今、仮に、下記の数式2で表される場合が最適値で
あるとする。
During adjustment, the polarity of the data signals D1 to D3 supplied to the data signal input terminal 3 is changed to select the optimum value of the output voltage Vo output from the voltage output terminal 8. Now, let us assume that the case expressed by Equation 2 below is the optimal value.

【0011】[0011]

【数2】[Math 2]

【0012】この場合、データ信号D1及び3を論理“
L”レベル、データ信号D2を論理“H”レベルにして
、切替回路6の出力端子Q3を論理“L”レベルにする
In this case, the data signals D1 and 3 are set to logic “
The data signal D2 is set to a logic "H" level, and the output terminal Q3 of the switching circuit 6 is set to a logic "L" level.

【0013】この時、論理“L”レベルになっているデ
ータ信号入力端子に接続されているトランジスタのみオ
ンになり、ヒューズを溶断させる。本実施例では、ヒュ
ーズF1及びF3が溶断し、入力端子A1及びA3が論
理“L”レベルになる。
At this time, only the transistor connected to the data signal input terminal that is at the logic "L" level is turned on, and the fuse is blown. In this embodiment, the fuses F1 and F3 are blown, and the input terminals A1 and A3 become the logic "L" level.

【0014】抵抗R1 〜R6 は、下記の数式3で表
される関係となっており、ヒューズF2が接続されてい
る入力端子A2は論理“H”レベルになっている。
The resistors R1 to R6 have a relationship expressed by the following equation 3, and the input terminal A2 to which the fuse F2 is connected is at a logic "H" level.

【0015】[0015]

【数3】[Math 3]

【0016】最後に、設定信号入力端子4と切替制御信
号入力端子5を開放にする。すると、切替制御信号入力
端子5は内部のプルアップ抵抗で論理“H”レベルにな
り、入力端子A1〜A3の入力信号群が選択される。以
上の操作で、初期設定が完了する。
Finally, the setting signal input terminal 4 and the switching control signal input terminal 5 are opened. Then, the switching control signal input terminal 5 becomes a logic "H" level due to the internal pull-up resistor, and the input signal group of the input terminals A1 to A3 is selected. The above operations complete the initial settings.

【0017】[0017]

【発明の効果】以上説明したように本発明の初期設定方
式を用いることにより、ロボットのような機械的手段を
用いることなく、完全に電気インタフェースのみで、自
動調整を行うことが可能になる。
As explained above, by using the initial setting method of the present invention, it becomes possible to perform automatic adjustment completely using only an electrical interface, without using mechanical means such as a robot.

【図面の簡単な説明】[Brief explanation of the drawing]

【図1】本発明の一実施例による初期設定方式の回路図
である。
FIG. 1 is a circuit diagram of an initial setting method according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1  切替部 2  可変抵抗器 3  データ信号入力端子 4  設定信号入力端子 5  切替制御信号入力端子 6  切替回路 7  電圧入力端子 8  電圧出力端子 1 Switching section 2 Variable resistor 3 Data signal input terminal 4 Setting signal input terminal 5 Switching control signal input terminal 6 Switching circuit 7 Voltage input terminal 8 Voltage output terminal

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】  切替制御信号により複数のデータ信号
が供給される第1及び第2の入力端子群のどちらか一方
を選択する切替部に於て、前記第1の入力端子群には前
記データ信号がそのまま供給され、前記第2の入力端子
群はそれぞれヒューズの入った抵抗分割回路に接続され
ており、設定信号が入力された場合のみ前記データ信号
の極性に応じて前記ヒューズを溶断させることを特徴と
する初期設定方式。
1. In a switching unit that selects either one of a first input terminal group and a second input terminal group to which a plurality of data signals are supplied in response to a switching control signal, the first input terminal group is provided with a plurality of data signals. The signal is supplied as is, and each of the second input terminal groups is connected to a resistor divider circuit containing a fuse, and the fuse is blown according to the polarity of the data signal only when a setting signal is input. An initial setting method featuring:
JP5417891A 1991-01-31 1991-01-31 Initialization system Withdrawn JPH04246802A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5417891A JPH04246802A (en) 1991-01-31 1991-01-31 Initialization system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5417891A JPH04246802A (en) 1991-01-31 1991-01-31 Initialization system

Publications (1)

Publication Number Publication Date
JPH04246802A true JPH04246802A (en) 1992-09-02

Family

ID=12963292

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5417891A Withdrawn JPH04246802A (en) 1991-01-31 1991-01-31 Initialization system

Country Status (1)

Country Link
JP (1) JPH04246802A (en)

Similar Documents

Publication Publication Date Title
KR960011261B1 (en) Circuit device value controlling circuit of semiconductor integrated circuit and method thereof
US5467009A (en) Voltage regulator with multiple fixed plus user-selected outputs
US5006732A (en) Semiconductor circuit having buffer function
US5574474A (en) Liquid crystal driving circuit
JPS59144219A (en) Integrated digital-to-analog converter
JPS6387809A (en) Operational amplifier
JP3190710B2 (en) Semiconductor integrated circuit
US5410186A (en) Programmable digital to analog converter
JPH0231886B2 (en) KAHENINPIIDANSUKAIRONOSEIGYOKAIRO
JPH0231885B2 (en) KAHENINPIIDANSUKAIRONOSEIGYOKAIRO
JPH06260884A (en) Semiconductor integrated circuit
US5177380A (en) ECL latch with single-ended and differential inputs
JP2680940B2 (en) D / A converter
JPS63119979A (en) Welding robot control device
JPH0856146A (en) Signal input selection switching circuit
KR900001476B1 (en) Digital potentiometer
JPS6127219Y2 (en)
JPH0454683A (en) Pulse output circuit
JPS60128717A (en) Integrated circuit device
JP2926073B2 (en) Air conditioner communication device
JP2640006B2 (en) Timer circuit
JPH0229534Y2 (en)
JPH03245728A (en) Power circuit
JPH03154421A (en) Semiconductor integrated circuit
JPH0383124A (en) Serial input/output circuit

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19980514