JPH04280443A - Interconnection of electric parts on substrate - Google Patents

Interconnection of electric parts on substrate

Info

Publication number
JPH04280443A
JPH04280443A JP3272090A JP27209091A JPH04280443A JP H04280443 A JPH04280443 A JP H04280443A JP 3272090 A JP3272090 A JP 3272090A JP 27209091 A JP27209091 A JP 27209091A JP H04280443 A JPH04280443 A JP H04280443A
Authority
JP
Japan
Prior art keywords
adhesive material
substrate
fluxing agent
solder
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3272090A
Other languages
Japanese (ja)
Other versions
JP2589239B2 (en
Inventor
Robert W Pennisi
ロバート・ダブリュ・ペニシ
Marc V Papageorge
マーク・ブイ・パパジョージ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of JPH04280443A publication Critical patent/JPH04280443A/en
Application granted granted Critical
Publication of JP2589239B2 publication Critical patent/JP2589239B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/303Assembling printed circuits with electric components, e.g. with resistors with surface mounted components
    • H05K3/305Affixing by adhesive
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K35/00Rods, electrodes, materials, or media, for use in soldering, welding, or cutting
    • B23K35/22Rods, electrodes, materials, or media, for use in soldering, welding, or cutting characterised by the composition or nature of the material
    • B23K35/36Selection of non-metallic compositions, e.g. coatings or fluxes; Selection of soldering or welding materials, conjoint with selection of non-metallic compositions, both selections being of interest
    • B23K35/3612Selection of non-metallic compositions, e.g. coatings or fluxes; Selection of soldering or welding materials, conjoint with selection of non-metallic compositions, both selections being of interest with organic compounds as principal constituents
    • B23K35/3613Polymers, e.g. resins
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/30Die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/01Manufacture or treatment
    • H10W74/012Manufacture or treatment of encapsulations on active surfaces of flip-chip devices, e.g. forming underfills
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • H10W74/10Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0137Materials
    • H05K2201/0145Polyester, e.g. polyethylene terephthalate [PET], polyethylene naphthalate [PEN]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10674Flip chip
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10734Ball grid array [BGA]; Bump grid array
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954Other details of electrical connections
    • H05K2201/10977Encapsulated connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1189Pressing leads, bumps or a die through an insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3489Composition of fluxes; Application thereof; Other processes of activating the contact surfaces
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/072Connecting or disconnecting of bump connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/073Connecting or disconnecting of die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/20Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241Dispositions, e.g. layouts
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/851Dispositions of multiple connectors or interconnections
    • H10W72/853On the same surface
    • H10W72/856Bump connectors and die-attach connectors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Mechanical Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

PURPOSE: To provide a sealing method for a flip chip integrated circuit that completely covers a die surface and maximize an available area of a board. CONSTITUTION: An adhesive material 120 including a flux agent is coated on a board having a metallized pattern 110 or on an electric component 130 with a solder bump. The component 130 is placed on the board 110 and the solder bump 140 is subject to reflow. For the reflow stage, the flux agent promotes the the solder bump 140 to be soldered to the metallized pattern 110 and the adhesive material 120 is cured to interconnect the board 110 to the component 130 and to seal it.

Description

【発明の詳細な説明】[Detailed description of the invention]

【0001】0001

【産業上の利用分野】この発明は一般的には電子回路に
関し、かつより特定的には電気的相互接続方法に関し、
そしてさらに特定的には集積回路のフリップチップ取り
付けおよび封入に関する。
TECHNICAL FIELD This invention relates generally to electronic circuits and more particularly to electrical interconnection methods.
and more particularly relates to flip chip mounting and encapsulation of integrated circuits.

【0002】0002

【従来の技術】人手によるワイヤボンディングの高価格
性、信頼性のなさ、および低い生産性を除去するために
はんだバンプ(solder  bump)相互接続が
開発された。フリップチップ集積回路のためのはんだバ
ンプ相互接続技術は何らかの形でおよそ20年間使用さ
れてきた。初期の、複雑性の少ない集積回路は典型的に
は周辺の接続部を有するのに反して、フリップチップバ
ンピング技術はそれが全領域のアレイに進むに連れて相
互接続密度のかなりの増大を許容した。制御された崩壊
(コラプス:collapse)チップ接続はダイ上の
ウエット可能な金属端子上に被着されたはんだバンプお
よび基板上のはんだによるウエット可能な端子の整合す
るフットプリントを使用する。上下逆の集積回路(フリ
ップチップ)が基板に対し整列されかつすべての接合が
同時にはんだをリフローすることにより形成される。制
御されたコラプス方法においては、はんだのバンプが集
積回路の端子上に被着され、かつ該はんだバンプが厚膜
ガラスのダムを用いることにより端子から流れ出すこと
が抑制され、基板のメタリゼーションの先端へのはんだ
の流れが制限される。同様に、集積回路上のはんだの流
れが該集積回路上の化学的に蒸着されたガラスのパッシ
ベーションの被覆面に露出した金属上のはんだ可能なパ
ッドの大きさによって制限される。
BACKGROUND OF THE INVENTION Solder bump interconnects were developed to eliminate the high cost, unreliability, and low productivity of manual wire bonding. Solder bump interconnect technology for flip-chip integrated circuits has been used in some form for approximately 20 years. Whereas early, less complex integrated circuits typically have peripheral connections, flip-chip bumping technology allows for a significant increase in interconnect density as it progresses to full-area arrays. did. Controlled collapse chip connections use solder bumps deposited on wettable metal terminals on the die and matching footprints of the wettable terminals with solder on the substrate. An upside-down integrated circuit (flip chip) is aligned to the substrate and all bonds are formed by reflowing the solder at the same time. In the controlled collapse method, bumps of solder are deposited onto the terminals of an integrated circuit, and the solder bumps are restrained from flowing out of the terminals by the use of a thick glass dam, and the tip of the substrate metallization is Solder flow is restricted. Similarly, solder flow on an integrated circuit is limited by the size of the solderable pads on the exposed metal on the surface of the chemically vapor deposited glass passivation on the integrated circuit.

【0003】はんだ合金の選択は融点に基づき決定され
る。鉛の多いはんだは該合金の高い融点のため集積回路
をアルミナセラミックの基板に接合する場合に使用され
、組み立てられた回路のさらに他の処理を許容する。 エポキシまたはポリイミド回路板のような有機キャリア
への接合はより低い融点のはんだ合金を必要とする。共
融の錫/鉛はんだ(融点183℃)または鉛/インジュ
ウムはんだ(融点220℃)のようなはんだが使用され
ている。
[0003] The selection of solder alloy is determined based on its melting point. Lead-rich solders are used in joining integrated circuits to alumina ceramic substrates due to the high melting point of the alloy, allowing further processing of the assembled circuits. Bonding to organic carriers such as epoxy or polyimide circuit boards requires lower melting point solder alloys. Solders such as eutectic tin/lead solder (melting point 183°C) or lead/indium solder (melting point 220°C) have been used.

【0004】端子の冶金の選択は選択されるはんだに依
存する。銀および金はよくない選択であるが、それはこ
れらが急速にはんだ内に溶解するからである。従って、
銅、錫、鉛、パラジウム、プラチナ、またはニッケルが
一般に回路板の端子のために使用されており、かつクロ
ム、チタン、またはニッケルの薄膜が一般に集積回路端
子として使用されている。
The choice of terminal metallurgy depends on the solder selected. Silver and gold are poor choices because they dissolve quickly into the solder. Therefore,
Copper, tin, lead, palladium, platinum, or nickel are commonly used for circuit board terminals, and thin films of chromium, titanium, or nickel are commonly used as integrated circuit terminals.

【0005】はんだバンプはダイがまだウエーハの形で
ある間に集積回路端子上に配設される。ウエーハを切断
する前の最終的な操作は電気的な試験であり、この場合
柔らかいはんだが端子に接触するために使用される機械
的なプローブに対し接触パッドを提供する働きをなす。
Solder bumps are placed on integrated circuit terminals while the die is still in wafer form. The final operation before cutting the wafer is an electrical test, where the soft solder serves to provide a contact pad for the mechanical probe used to contact the terminals.

【0006】集積回路を基板に接合するためには、フラ
ックス、水−ホワイトロジンまたは水溶性のフラックス
、が集積回路を定位置に保持するための一時的な接着剤
として基板上に付加される。アセンブリはリフロー温度
サイクルにさらされ、オーブンまたは炉の中でダイを基
板に接合する。はんだの表面張力がダイを基板の端子に
自己整列する助けとなる。リフローの後、フラックスの
残留物がダイの腐食を防止するために除去されなければ
ならない。塩素、フッ素または炭化水素の溶剤がロジン
を除去するために使用され、あるいは水溶性のフラック
スを除去するためには表面活性剤の水溶液が使用される
。ダイの基板への緊密な接近のため(典型的には0.0
01から0.004インチ、すなわち0.0254ミリ
メートルから0.102ミリメートル)、ダイの下から
フラックス残留物を除去することは高度なクリーニング
体制およびかなりの時間の消費を要求する困難な作業で
ある。全てのフラックス残留物の完全な除去を保証する
ことが産業上の多くの努力の課題であった。
To bond an integrated circuit to a substrate, a flux, water-white rosin or water-soluble flux, is applied onto the substrate as a temporary adhesive to hold the integrated circuit in place. The assembly is subjected to a reflow temperature cycle to bond the die to the substrate in an oven or furnace. The surface tension of the solder helps the die self-align with the terminals on the board. After reflow, flux residue must be removed to prevent corrosion of the die. Chlorine, fluorine or hydrocarbon solvents are used to remove rosin, or aqueous solutions of surfactants are used to remove water-soluble fluxes. Due to the close proximity of the die to the substrate (typically 0.0
01 to 0.004 inches, or 0.0254 mm to 0.102 mm), removing flux residue from under the die is a difficult task requiring sophisticated cleaning regimes and considerable time consumption. Ensuring complete removal of all flux residues has been the subject of many industrial efforts.

【0007】クリーニングの後、アセンブリは電気的に
試験され、かつさらに環境的な保護を与えるためにパッ
ケージングが付加される。パッシベーション、封入、ま
たはカバーの付加が通常の方法である。封入の場合、液
体ポリマがダイの回りおよび下に付加される。歴史的に
は、ポリマの選択はシリコーン(silicones)
およびエポキシであり、エポキシがより多く好まれてい
た。エポキシのセラミック基板への付着はシリコーンに
比べて優れている。エポキシの膨脹係数はセラミック充
填剤を添加することによって低くすることができる。こ
れは基板と封入材との間に生ずる熱的ストレスを低減す
る。低い膨脹係数を備えたエポキシの接着剤の重要性は
フリップチップのアプリケーションに対しては強調しす
ぎることはない。硬化したエポキシは堅くかつシリコー
ンの柔軟性を持たない。従って、もしそれらの膨脹係数
が充填剤によって低くならなければ、初期のデバイスの
故障がダイのクラックの形成から生じ得る。無機充填剤
の使用もまた熱伝導率およびイオンの汚染物質のレベル
に影響を与える。
After cleaning, the assembly is electrically tested and packaging is added to provide additional environmental protection. Passivation, encapsulation, or adding a cover are common methods. For encapsulation, liquid polymer is added around and under the die. Historically, the polymer of choice has been silicones.
and epoxy, with epoxy being more preferred. Epoxy adheres better to ceramic substrates than silicone. The expansion coefficient of epoxies can be lowered by adding ceramic fillers. This reduces the thermal stress created between the substrate and the encapsulant. The importance of epoxy adhesives with low coefficients of expansion cannot be overemphasized for flip chip applications. Cured epoxy is stiff and does not have the flexibility of silicone. Therefore, if their coefficient of expansion is not lowered by the filler, early device failure can result from the formation of cracks in the die. The use of inorganic fillers also affects thermal conductivity and ionic contaminant levels.

【0008】ダイおよび基板の間の非常に小さなギャッ
プは装置に対し最大の環境的保護を提供するためには完
全に満たされなければならない。デバイスを封入する過
去の努力は、米国特許第4,604,644号に述べら
れているように、ダイの中央部に欠如領域を残し、有機
レジンが該ダイの周辺に付加され、かつ前記空間に毛管
作用により引き入れられた。ダイの大きさが増大するに
応じて、毛管作用の制限された効力はより微妙なものと
なりかつダイのさらに大きな領域が保護されないままと
なった。
The very small gap between the die and the substrate must be completely filled to provide maximum environmental protection for the device. Past efforts to encapsulate devices have left a void area in the center of the die, organic resin is added around the die, and the space is removed, as described in U.S. Pat. was drawn in by capillary action. As the size of the die increased, the limited effectiveness of capillary action became more subtle and larger areas of the die remained unprotected.

【0009】[0009]

【発明が解決しようとする課題】ダイの表面を封入する
他の方法は上記制限を、ダイの中央に位置する、基板の
穴を通して有機レジンを付加することにより克服しよう
と試みた。はんだ付けおよびクリーニング操作の後、封
入樹脂がダイの表面の完全なカバレージを保証するため
に、前記穴に付加されかつダイの周辺回りにも付加され
た。この方法は前記穴のために使用されない空間を提供
するために、回路のない基板の領域を確保する必要性を
生ずる。
Other methods of encapsulating the surface of a die have attempted to overcome the above limitations by applying organic resin through a hole in the substrate located in the center of the die. After soldering and cleaning operations, encapsulant resin was applied to the holes and also around the periphery of the die to ensure complete coverage of the die surface. This method creates the need to reserve areas of the board free of circuitry to provide unused space for the holes.

【0010】明らかに、ダイ表面の完全なカバレージを
保証しかつ基板の利用できる領域の最大限の使用を許容
するフリップチップ集積回路を封入する改良された方法
が必要とされる。
Clearly, there is a need for an improved method of encapsulating flip chip integrated circuits that ensures complete coverage of the die surface and allows maximum use of the available area of the substrate.

【0011】[0011]

【課題を解決するための手段および作用】簡単に言えば
、本発明によれば、フラックス剤(fluxing  
agent)を含む接着材料が金属化パターンを有する
基板またははんだバンプされた電気的要素(コンポーネ
ント)に付加される。該コンポーネントは基板上に配置
されかつはんだリフローされる。リフロー段階の間、前
記フラックス剤ははんだの基板の金属化パターンへの付
着を促進しかつ接着材料は硬化されて基板およびコンポ
ーネントを機械的に相互接続しかつ封入する。
[Means and effects for solving the problems] Briefly stated, according to the present invention, a fluxing agent (fluxing agent) is used.
An adhesive material containing a solder-bumped electrical component is applied to a substrate having a metallization pattern or a solder-bumped electrical component. The component is placed on the board and solder reflowed. During the reflow step, the fluxing agent promotes adhesion of the solder to the metallization pattern of the substrate and the adhesive material is cured to mechanically interconnect and encapsulate the substrate and components.

【0012】0012

【実施例】図1を参照すると、金属化パターン110を
有する基板100がスクリーン印刷、ステンシル、プリ
フォームの被着、または他のディスペンス手段によって
接着材料120で選択的に被覆される。接着材料120
はフラックス剤および硬化(curing)剤を含むよ
う処方され、それにより材料が室温で直ちに硬化されな
いようになっている。適切な接着材料の例はビィスフェ
ノール(bisphenol)Aおよびエピクロロヒド
リンから作られるエポキシ樹脂である。キュア剤または
硬化剤はアミン、無水物、または適切な反応物質でよい
。適切な硬化剤を有するポリエステル樹脂のような他の
2材料性樹脂システムを代わりに用いることができる。 フラックス剤の目的ははんだ操作に対するフラックス作
用を提供することである。アビエチン酸、アジピン酸、
アスコルビン酸、アクリル酸、クエン酸、2−フロイッ
ク酸(2−furoic  acid)、リンゴ酸、お
よびポリアクリル酸がフラックス剤として有用であるこ
とが分かった。次のような一般式の他の有機酸もまた有
用であり、この場合、Rは電子吸引グループ(elec
tron  withdrawing  grorp)
である。特定の電子吸引グループはフッ素、塩素、臭素
、ヨウ素、硫黄、ニトリル、水酸基、ベンジルまたは何
らかの他の電子吸引グループである。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Referring to FIG. 1, a substrate 100 having a metallization pattern 110 is selectively coated with an adhesive material 120 by screen printing, stenciling, preform application, or other dispensing means. Adhesive material 120
The material is formulated to include a fluxing agent and a curing agent so that the material does not cure immediately at room temperature. An example of a suitable adhesive material is an epoxy resin made from bisphenol A and epichlorohydrin. The curing or curing agent may be an amine, anhydride, or a suitable reactant. Other two-material resin systems such as polyester resins with appropriate curing agents can be used instead. The purpose of the fluxing agent is to provide a fluxing action for the soldering operation. abietic acid, adipic acid,
Ascorbic acid, acrylic acid, citric acid, 2-furoic acid, malic acid, and polyacrylic acid have been found to be useful as fluxing agents. Other organic acids of the general formula are also useful, where R is an electron withdrawing group (elec
tron with drawing grorp)
It is. Particular electron-withdrawing groups are fluorine, chlorine, bromine, iodine, sulfur, nitrile, hydroxyl, benzyl or some other electron-withdrawing group.

【0013】接着材料におけるフラックス剤の量は、特
定のフラックス剤の活動、選択されたはんだ合金、およ
び基板の金属化システムに応じて、約0.1から約16
重量%の範囲とすることができる。
The amount of fluxing agent in the adhesive material ranges from about 0.1 to about 16% depending on the specific fluxing agent activity, the selected solder alloy, and the substrate metallization system.
% by weight.

【0014】はんだバンプ140を含むデバイス130
ははんだバンプ140およびアクティブ面150が基板
100に面しかつ基板100の金属化パターン110と
整列するように配置される。図2を参照すると、バンプ
されたデバイス230が金属化パターン210との緊密
な接触へと移動される。接着剤220がデバイス230
を湿らせ、デバイス230のアクティブ面250の完全
な被覆を保証する。メニスカス260はアクティブ面2
50を環境汚染から保護するためにデバイス230の周
辺の回りに連続的な封入を提供する。接着剤220に含
まれているフラックス剤ははんだバンブ240および金
属化パターン210を覆う。
Device 130 including solder bumps 140
Solder bumps 140 and active surface 150 are positioned facing substrate 100 and aligned with metallization pattern 110 of substrate 100 . Referring to FIG. 2, bumped device 230 is moved into intimate contact with metallization pattern 210. The adhesive 220 is attached to the device 230
to ensure complete coverage of the active surface 250 of the device 230. Meniscus 260 is active surface 2
A continuous encapsulation is provided around the periphery of the device 230 to protect the device 50 from environmental contamination. A fluxing agent contained in adhesive 220 covers solder bumps 240 and metallization pattern 210.

【0015】図面はデバイス130を基板に封入されか
つ接続される集積回路として描いているが、はんだバン
プを有する他のタイプの表面実装要素を用いた実施例も
本発明の範囲内であることを理解すべきである。
Although the drawing depicts device 130 as an integrated circuit encapsulated and connected to a substrate, it is understood that embodiments using other types of surface mount elements with solder bumps are within the scope of the invention. You should understand.

【0016】アセンブリ270は伝統的な方法でリフロ
ーされ、フラックス剤が活性化されるようにし、はんだ
240および金属化面210の上の酸化物を減らし、か
つはんだの金属への合金化を許容する。リフロー処理の
間、接着剤(adhesive)220は固形に硬化さ
れる。使用された接着システムの化学に応じて、接着剤
220を完全に硬化するためにキュア後の第2の操作が
必要とされるかもしれない。リフロー/キュア段階の間
に、デバイスは接着剤により封入される。メニスカス2
40はアクティブ面250を環境汚染から保護するため
のデバイス230の周辺回りの連続的な封入を提供する
から、これ以上のクリーニングまたは封入操作は必要で
ない。
Assembly 270 is reflowed in a traditional manner to allow the fluxing agent to be activated, reduce oxides on the solder 240 and metallized surfaces 210, and allow alloying of the solder to the metal. . During the reflow process, the adhesive 220 is cured to a solid state. Depending on the chemistry of the adhesive system used, a second post-cure operation may be required to fully cure adhesive 220. During the reflow/cure step, the device is encapsulated with adhesive. meniscus 2
40 provides a continuous encapsulation around the periphery of the device 230 to protect the active surface 250 from environmental contamination, so no further cleaning or encapsulation operations are required.

【0017】以下の実例は本発明を実施する態様を示す
ものであり、かつ不当にその範囲を限定することを意図
するものではない。
The following examples are illustrative of the manner in which the invention may be practiced and are not intended to unduly limit its scope.

【0018】実例1 次の式によってフラックス剤および硬化剤を含む接着材
料が準備された。       成分                 
                         
      重量%      Furane  89
303エポキシ、パートA          41 
     リンゴ酸                
                         
   4.6      Furane  89303
エポキシ、パートB          54.4
EXAMPLE 1 An adhesive material containing a fluxing agent and a hardening agent was prepared according to the following formula. component

Weight% Furane 89
303 Epoxy, Part A 41
malic acid

4.6 Furane 89303
Epoxy, Part B 54.4

【0019】Furane  89303エポキシ、パ
ートAはアメリカ合衆国、カリフォルニア州、ロサンゼ
ルスのFurane  Products  Comp
anyから入手可能なビィスフェノールA−エピクロロ
ヒドリン型のエポキシ樹脂である。それは半導体装置を
封入する用途のために処方されている。Furane 
 89303エポキシ、パートBはこれもまたFura
ne  Products  Companyから入手
可能な無水物硬化剤またはハードナーである。他のタイ
プの2材料(パート)エポキシもまた本発明の範囲内で
所望の結果を達成するために使用できる。等価な材料が
Hysol、Amicon、およびReichhold
  Chemicalのような会社から入手可能である
Furane 89303 epoxy, Part A, manufactured by Furane Products Comp, Los Angeles, California, USA.
It is a bisphenol A-epichlorohydrin type epoxy resin available from Any. It is formulated for use in encapsulating semiconductor devices. Furane
89303 epoxy, part B is also Fura
ne Products Company. Other types of two-part epoxies can also be used to achieve the desired results within the scope of this invention. Equivalent materials are Hysol, Amicon, and Reichhold
It is available from companies such as Chemical.

【0020】リンゴ酸およびエポキシのパートAがアル
ミニウムの平なべに入れられる。混合物は、溶液がクリ
アになるまで、かき混ぜながら約150℃に加熱された
。該溶液は室温まで冷却され、パートBが平なべに添加
され、かつ混合物は一様になるまでかき混ぜられた。 混合物の一部が銅被覆されたポリイミドフィルム上にへ
らでコーティングされ、かつ低温はんだ(63%錫、3
7%鉛)の球体が前記混合物の表面に置かれた。ポリイ
ミドフィルムがはんだ球のリフローを保証するために1
85℃を越える温度まで加熱された。約30秒の後、ポ
リイミドフィルムは熱源から除去されかつ室温まで冷却
された。はんだ球は30倍の顕微鏡の下で調べられリフ
ローの程度および球体の銅へのおよびまたお互いへのウ
エット状態が判定された。
The malic acid and epoxy Part A are placed in an aluminum pan. The mixture was heated to approximately 150° C. with stirring until the solution became clear. The solution was cooled to room temperature, Part B was added to the pan, and the mixture was stirred until uniform. A portion of the mixture was spatula coated onto a copper-coated polyimide film and soldered with low temperature solder (63% tin, 3
A sphere of 7% lead) was placed on the surface of the mixture. 1. Polyimide film to ensure solder ball reflow
It was heated to a temperature exceeding 85°C. After approximately 30 seconds, the polyimide film was removed from the heat source and allowed to cool to room temperature. The solder balls were examined under a 30x microscope to determine the degree of reflow and wetting of the balls to the copper and to each other.

【0021】およそはんだ球の半分が大きな塊を形成す
るよう合体し、一方残りは合体せず明白な球体として留
まっていた。このことははんだが完全なリフローを保証
するために十分にウエットされていないことを示した。 ポリイミドフィルムの銅表面は接着剤が銅に接触してい
る所でつやがありかつ輝いており、銅酸化物の除去を示
していた。接着材料は堅くかつ銅に強固に接合している
ことが判明した。接着剤の差動走査熱量測定の試験によ
り接着剤が硬化したことが示された。
Approximately half of the solder balls coalesced to form a large mass, while the remainder did not coalesce and remained as a distinct sphere. This indicated that the solder was not wet enough to ensure complete reflow. The copper surface of the polyimide film was glossy and shiny where the adhesive was in contact with the copper, indicating removal of copper oxide. The adhesive material was found to be stiff and bond strongly to the copper. Differential scanning calorimetry testing of the adhesive indicated that the adhesive had cured.

【0022】実例2 フラックス剤および硬化剤を含む他の接着材料が次の処
方に従って準備された。       成分                 
                         
      重量%            Fura
ne  89303エポキシ、パートA       
   43.3      リンゴ酸        
                         
           11.4      Fura
ne  89303エポキシ、パートB       
   45.3実例2が前記と同様にして製作されかつ
試験された。結果はおよそ70%のはんだ球が単一の塊
に合体したことを示した。
Example 2 Another adhesive material containing a fluxing agent and a hardening agent was prepared according to the following recipe. component

Weight% Fura
ne 89303 epoxy, part A
43.3 Malic acid

11.4 Fura
ne 89303 epoxy, part B
45.3 Example 2 was constructed and tested in the same manner as above. The results showed that approximately 70% of the solder balls coalesced into a single mass.

【0023】実例3 フラックス剤および硬化剤を含む他の接着材料が次の処
方に従って準備された。       成分                 
                         
      重量%            Fura
ne  89303エポキシ、パートA       
   41      リンゴ酸          
                         
         16      Furane  
89303エポキシ、パートB          4
3実例3が前記と同様にして製作されかつ試験された。 結果はすべてのはんだ球が単一の塊に合体し、はんだの
完全なかつ全部のウエッティングを示した。
Example 3 Another adhesive material containing a fluxing agent and a hardening agent was prepared according to the following recipe. component

Weight% Fura
ne 89303 epoxy, part A
41 Malic acid

16 Furane
89303 Epoxy, Part B 4
3 Example 3 was constructed and tested in the same manner as described above. The results showed that all the solder balls coalesced into a single mass, indicating complete and total wetting of the solder.

【0024】実例4 フラックス剤および硬化剤を含む他の接着材料が次の処
方に従って準備された。       成分                 
                         
      重量%            Shel
l  Epon  825エポキシ樹脂       
     50      リンゴ酸        
                         
           7      メチルヘキサハ
イドロフタリック無水物              
  42      イミダゾール         
                         
      1
Example 4 Another adhesive material containing a fluxing agent and a hardening agent was prepared according to the following recipe. component

Weight% Shel
l Epon 825 epoxy resin
50 Malic acid

7 Methylhexahydrophthalic anhydride
42 Imidazole

1

【0025】リンゴ酸(maric  
acid)およびエポキシがアルミニウムの平なべに入
れられた。混合物は、溶液がクリアになるまで、かき混
ぜながら約150℃まで加熱された。該溶液は室温まで
冷却され、メチルヘキサハイドロフタリック無水物(m
ethylhexahydrophthalic  a
nhydride)およびイミダゾールが平なべに加え
られ、かつ混合物は一様になるまでかき混ぜられた。
[0025] Malic acid (maric acid)
acid) and epoxy were placed in an aluminum pan. The mixture was heated to approximately 150° C. with stirring until the solution became clear. The solution was cooled to room temperature and diluted with methylhexahydrophthalic anhydride (m
ethylhexahydrophthalic a
nhydride) and imidazole were added to the pan and the mixture was stirred until uniform.

【0026】該混合物の一部が上記と同様にして試験さ
れた。結果は75%のはんだ球が単一の塊に合体したこ
とを示し、はんだの不完全なウエッティングを示した。 これははんだが完全なリフローを保証するために十分に
ウエットされていないことを示した。ポリイミドフィル
ムの銅表面は接着剤が銅に接触している所ではつやがあ
りかつ輝いており、銅酸化物の除去を示していた。Sh
ell  Epon  825エポキシ樹脂は175−
180のエポキシ等価量、および25℃において550
0−6500センチポイズの粘性を有する高純度ビスフ
ェノールA−エピクロロヒドリンのエポキシ樹脂である
。それはアメリカ合衆国、テキサス州、ヒューストンの
Shell  Chemical  Companyか
ら入手可能であり、かつイミダゾールはアメリカ合衆国
、ニュージャージ州、ニューワークの、Anhydri
de  and  Chemicals,Inc.から
入手可能である。
A portion of the mixture was tested in the same manner as above. The results showed that 75% of the solder balls coalesced into a single mass, indicating incomplete wetting of the solder. This indicated that the solder was not wet enough to ensure complete reflow. The copper surface of the polyimide film was glossy and shiny where the adhesive was in contact with the copper, indicating removal of copper oxide. Sh
ell Epon 825 epoxy resin is 175-
Epoxy equivalent of 180 and 550 at 25°C
It is a high purity bisphenol A-epichlorohydrin epoxy resin with a viscosity of 0-6500 centipoise. It is available from Shell Chemical Company, Houston, Texas, USA, and the imidazole is available from Anhydri, Newark, New Jersey, USA.
de and Chemicals, Inc. Available from.

【0027】実例5 フラックス剤および硬化剤を含む他の接着材料が次の処
方に従って準備された。         成分               
                         
        重量%              
Furane  89303エポキシ、パートA   
       43.5      リンゴ酸    
                         
               12.5      
Furane  89303エポキシ、パートB   
       44実例5が上記と同様にして製作され
かつ試験された。結果はすべてのはんだ球が単一の塊に
合体したことを示し、はんだの完全なかつ全部のウエッ
ティングを示した。実例3に比較してより少ない量のフ
ラックス剤の使用が好ましいし実施例となることが決定
された。
Example 5 Another adhesive material containing a fluxing agent and a hardening agent was prepared according to the following recipe. component

weight%
Furane 89303 epoxy, part A
43.5 Malic acid

12.5
Furane 89303 epoxy, part B
44 Example 5 was constructed and tested in the same manner as above. The results showed that all the solder balls coalesced into a single mass, indicating complete and total wetting of the solder. It was determined that the use of a lower amount of fluxing agent as compared to Example 3 was preferred and would be an example.

【0028】実例5の処方がフリップチップ集積回路の
はんだバンプされた出力端子を受け入れるために金属化
された5つの試験用基板をコーティングするために使用
された。バンプされた集積回路が実施例に述べられたよ
うにリフローされ、かつ電気的に試験された。全ての5
つの回路は電気的試験に合格した。はんだ付けされたア
センブリは次に交互に熱い液体バスおよび冷たい液体バ
スに浸すことにより熱サイクルにさらされた。加熱され
たバスの温度は125℃でありかつ冷たいバスの温度は
−55℃であり、はんだ付けされたアセンブリは各々の
バスに1分間留められその後直ちに他のバスに移された
。アセンブリは1,5,10,25,50,100,1
25,175,および200の熱サイクルの後同じ電気
的試験体制に提出された。すべての5つのアセンブリは
175の熱サイクルを経た電気的試験に合格し、1つの
アセンブリが200サイクルで試験に不合格となった。
The formulation of Example 5 was used to coat five test substrates that were metallized to accept solder bumped output terminals of flip chip integrated circuits. The bumped integrated circuits were reflowed and electrically tested as described in the Examples. all 5
One circuit passed the electrical test. The soldered assembly was then subjected to thermal cycling by immersing it in alternating hot and cold liquid baths. The temperature of the heated bath was 125°C and the temperature of the cold bath was -55°C, and the soldered assemblies remained in each bath for 1 minute and were then immediately transferred to the other bath. Assembly is 1, 5, 10, 25, 50, 100, 1
They were submitted to the same electrical test regime after 25, 175, and 200 thermal cycles. All five assemblies passed the electrical test after 175 thermal cycles, with one assembly failing the test after 200 cycles.

【0029】実例5の処方はまたフリップチップ集積回
路のはんだバンプされた出力端子を受け入れるために金
属化された3つの試験用基板をコーティングするために
使用された。バンプされた集積回路は実施例に述べたよ
うにリフローされ、かつ機械的試験に付された。力測定
用ツールのかなとこ(anvil)が集積回路の側部に
対して配置されかつ集積回路を基板から取り外すのに必
要な力が記録された。その力は3.8から4.7ニュー
トンにおよび、平均の力は3.9ニュートンであった。
The formulation of Example 5 was also used to coat three test substrates that were metallized to accept solder bumped output terminals of flip chip integrated circuits. The bumped integrated circuits were reflowed and mechanically tested as described in the Examples. The anvil of a force measuring tool was placed against the side of the integrated circuit and the force required to remove the integrated circuit from the substrate was recorded. The forces ranged from 3.8 to 4.7 newtons, with an average force of 3.9 newtons.

【0030】[0030]

【発明の効果】以上のように、本発明によれば、フラッ
クス特性を有する接着剤が表面実装コンポーネント、特
にフリップチップ集積回路、をはんだリフローしかつ封
入するために使用することができ、集積回路のアクティ
ブ面の完全な環境的保護を提供する。
As described above, according to the present invention, an adhesive having flux properties can be used to solder reflow and encapsulate surface-mounted components, particularly flip-chip integrated circuits, Provides complete environmental protection for active surfaces.

【図面の簡単な説明】[Brief explanation of the drawing]

【図1】本発明に従って基板に取り付ける前のデバイス
の断面的正面図である。
1 is a cross-sectional front view of a device prior to attachment to a substrate according to the invention; FIG.

【図2】本発明に従って基板にリフローした後のデバイ
スを示す断面的正面図である。
FIG. 2 is a cross-sectional front view showing a device after reflow to a substrate according to the present invention.

【符号の説明】[Explanation of symbols]

100,200  基板 110,210  金属化パターン 120,220  接着材料 130,230  デバイス 140,240  はんだバンプ 150,250  アクティブ面 260  メニスカス 270  アセンブリ 100,200 board 110,210 metallization pattern 120,220 Adhesive material 130,230 device 140,240 Solder bump 150,250 active surface 260 meniscus 270 Assembly

Claims (10)

【特許請求の範囲】[Claims] 【請求項1】  電気的コンポーネントおよびコンポー
ネント装着基板の間の電気的および機械的相互接続を行
う方法であって、金属化パターンを有する基板を提供す
る段階、はんだバンプをそこに有する電気的コンポーネ
ントを提供する段階、フラックス剤を含む接着材料を前
記基板または前記コンポーネントに付加する段階、前記
基板上に前記コンポーネントを位置付ける段階、そして
前記はんだバンプをリフローする段階であって、前記フ
ラックス剤がはんだの基板金属化パターンへの接着を促
進しかつ前記接着材料が硬化されて機械的に前記基板と
前記コンポーネントを相互接続するもの、を具備するこ
とを特徴とする電気的コンポーネントおよびコンポーネ
ント装着基板の間の電気的および機械的相互接続を行う
方法。
1. A method of making electrical and mechanical interconnections between an electrical component and a component-mounted substrate, comprising: providing a substrate with a metallization pattern; applying an adhesive material including a fluxing agent to the substrate or the component; positioning the component on the substrate; and reflowing the solder bump, wherein the fluxing agent is attached to the substrate of the solder. an electrical connection between an electrical component and a component mounting substrate, characterized in that the adhesive material promotes adhesion to a metallization pattern and, when the adhesive material is cured, mechanically interconnects the substrate and the component. methods of making physical and mechanical interconnections.
【請求項2】  前記はんだをリフローする段階は、前
記接着材料を第1の温度で加熱してはんだリフローを行
う段階であって、前記フラックス剤が前記はんだバンプ
のリフローを促進するもの、そして前記接着材料を第2
の温度で加熱して前記接着材料の硬化を行う段階、を具
備することを特徴とする請求項1に記載の方法。
2. The step of reflowing the solder is a step of heating the adhesive material at a first temperature to perform solder reflow, the fluxing agent promoting reflow of the solder bump, and the step of reflowing the solder bump. Add the adhesive material to the second
2. The method of claim 1, further comprising the step of curing the adhesive material by heating at a temperature of .
【請求項3】  電気的コンポーネントおよび基板を相
互接続するためのはんだリフローに使用するためのフラ
ックス剤を有する接着材料であって、熱硬化樹脂、フラ
ックス剤、および硬化剤を具備することを特徴とするフ
ラックス剤を有する接着材料。
3. An adhesive material having a fluxing agent for use in solder reflow for interconnecting electrical components and substrates, comprising a thermosetting resin, a fluxing agent, and a hardening agent. Adhesive material with a fluxing agent.
【請求項4】  前記フラックス剤は次の式  を有す
る化合物を具備し、この場合Rは電子吸引グループであ
ることを特徴とする請求項3に記載の接着材料。
4. The adhesive material of claim 3, wherein the fluxing agent comprises a compound having the following formula: where R is an electron-withdrawing group.
【請求項5】  前記Rはフッ素、塩素、臭素、ヨウ素
、硫黄、水酸基、ニトリル、およびベンジルからなるグ
ループから選択されることを特徴とする請求項3に記載
のフラックス剤。
5. The fluxing agent of claim 3, wherein R is selected from the group consisting of fluorine, chlorine, bromine, iodine, sulfur, hydroxyl, nitrile, and benzyl.
【請求項6】  前記フラックス剤はリンゴ酸であるこ
とを特徴とする請求項3に記載の接着材料。
6. The adhesive material according to claim 3, wherein the fluxing agent is malic acid.
【請求項7】  前記接着材料におけるフラックス剤の
割合は前記接着材料の約0.1から約16重量%の範囲
であることを特徴とする請求項3に記載の接着材料。
7. The adhesive material of claim 3, wherein the proportion of fluxing agent in the adhesive material ranges from about 0.1 to about 16% by weight of the adhesive material.
【請求項8】  複数の電気的終端部を有する電気的コ
ンポーネントであって、各終端部ははんだバンプを含む
もの、前記電気的コンポーネントの終端部に対応する複
数の電気的終端部を有するコンポーネント装着基板、前
記電気的コンポーネントを前記基板に機械的に接続する
ための接着材料であって、エポキシ樹脂、硬化剤、そし
てフラックス剤、を具備するもの、を具備し、前記接着
材料は前記電気的コンポーネントおよび基板の間に配置
されかつこれらを接合し、前記はんだバンプはリフロー
されかつ前記電気的コンポーネントを基板に電気的に接
続することを特徴とする、電気的コンポーネントアセン
ブリ。
8. An electrical component having a plurality of electrical terminations, each termination including a solder bump, a component mounting having a plurality of electrical terminations corresponding to the terminations of the electrical component. a substrate, an adhesive material for mechanically connecting the electrical component to the substrate, the adhesive material comprising an epoxy resin, a hardening agent, and a fluxing agent; and a substrate, the solder bumps being reflowed and electrically connecting the electrical component to the substrate.
【請求項9】  前記フラックス剤は次の式  を有す
る化合物を具備し、この場合Rはフッ素、塩素、臭素、
ヨウ素、硫黄、水酸基、ニトリル、およびベンジルから
なるグループから選択された電子吸引グループであるこ
とを特徴とする請求項8に記載の電気的コンポーネント
アセンブリ。
9. The fluxing agent comprises a compound having the following formula: where R is fluorine, chlorine, bromine,
9. The electrical component assembly of claim 8, wherein the electron withdrawing group is selected from the group consisting of iodine, sulfur, hydroxyl, nitrile, and benzyl.
【請求項10】  前記化合物はリンゴ酸であることを
特徴とする請求項9に記載の電気的コンポーネントアセ
ンブリ。
10. The electrical component assembly of claim 9, wherein the compound is malic acid.
JP3272090A 1990-09-27 1991-09-24 Thermosetting adhesive and electrical component assembly using the same Expired - Fee Related JP2589239B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US588,888 1990-09-27
US07/588,888 US5128746A (en) 1990-09-27 1990-09-27 Adhesive and encapsulant material with fluxing properties

Publications (2)

Publication Number Publication Date
JPH04280443A true JPH04280443A (en) 1992-10-06
JP2589239B2 JP2589239B2 (en) 1997-03-12

Family

ID=24355725

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3272090A Expired - Fee Related JP2589239B2 (en) 1990-09-27 1991-09-24 Thermosetting adhesive and electrical component assembly using the same

Country Status (2)

Country Link
US (1) US5128746A (en)
JP (1) JP2589239B2 (en)

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11510961A (en) * 1995-08-11 1999-09-21 カーストン・ケネス・ジェイ Encapsulants with flux properties and their use
JP2000036506A (en) * 1998-07-17 2000-02-02 Nitto Denko Corp Semiconductor device manufacturing method
JP2001107008A (en) * 1999-09-24 2001-04-17 Questech Solutions Pte Ltd Fluxing adhesive
JP2002176265A (en) * 2000-09-28 2002-06-21 Sumitomo Bakelite Co Ltd Multilayer wiring board and manufacturing method therefor
JP2003051676A (en) * 2001-08-06 2003-02-21 Sumitomo Bakelite Co Ltd Wiring board used for manufacturing multilayer wiring board, the multilayer wiring board, and method of manufacturing them
JP2003289089A (en) * 2002-03-28 2003-10-10 Sumitomo Bakelite Co Ltd Semiconductor device and its manufacturing method
US6981317B1 (en) 1996-12-27 2006-01-03 Matsushita Electric Industrial Co., Ltd. Method and device for mounting electronic component on circuit board
JP2006265484A (en) * 2005-03-25 2006-10-05 Fujitsu Ltd Adhesive resin composition and electronic device
DE10196082B4 (en) * 2000-04-14 2007-06-14 Namics Corp. FLIP-CHIP-assembly process
JP2009021620A (en) * 1996-12-04 2009-01-29 Seiko Epson Corp Method of mounting electronic component
WO2009107357A1 (en) 2008-02-29 2009-09-03 住友ベークライト株式会社 Solder connecting method, electronic device and method for manufacturing same
WO2010047006A1 (en) * 2008-10-23 2010-04-29 パナソニック株式会社 Semiconductor device and method for manufacturing the same
JP2010123911A (en) * 2008-10-23 2010-06-03 Panasonic Corp Semiconductor device, and method for manufacturing the same
US7829381B2 (en) 2007-11-30 2010-11-09 Shin-Etsu Chemical Co., Ltd. Method of manufacturing a semiconductor device
JP2011009635A (en) * 2009-06-29 2011-01-13 Nichia Corp Light emitting device and method of manufacturing the same
JP2011029392A (en) * 2009-07-24 2011-02-10 Hitachi Chem Co Ltd Adhesive composition and method of manufacturing the same, as well as semiconductor device and method of manufacturing the same
JP2011119731A (en) * 2009-11-30 2011-06-16 Numonyx Bv Package including underfill material in portion of area between package and substrate or another package
JP2012146995A (en) * 2012-03-06 2012-08-02 Toshiba Corp Method of manufacturing electronic apparatus, electronic component, and electronic apparatus
DE102013001205A1 (en) 2012-04-04 2013-10-10 San-Ei Kagaku Co. Ltd. Solder mounting plate, manufacturing method thereof and semiconductor device
JPWO2012164957A1 (en) * 2011-06-02 2015-02-23 パナソニック株式会社 Electronic component mounting method, electronic component mounting apparatus, and electronic component mounting system
KR20240130731A (en) 2021-12-28 2024-08-29 아이피 시스템즈 유겐가이샤 Manufacturing method of semiconductor components and mounting structure of semiconductor components

Families Citing this family (151)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5376403A (en) * 1990-02-09 1994-12-27 Capote; Miguel A. Electrically conductive compositions and methods for the preparation and use thereof
US5249101A (en) * 1992-07-06 1993-09-28 International Business Machines Corporation Chip carrier with protective coating for circuitized surface
US5739053A (en) * 1992-10-27 1998-04-14 Matsushita Electric Industrial Co., Ltd. Process for bonding a semiconductor to a circuit substrate including a solder bump transferring step
US5550408A (en) * 1992-11-18 1996-08-27 Matsushita Electronics Corporation Semiconductor device
US5436503A (en) * 1992-11-18 1995-07-25 Matsushita Electronics Corporation Semiconductor device and method of manufacturing the same
JP3457348B2 (en) * 1993-01-15 2003-10-14 株式会社東芝 Method for manufacturing semiconductor device
JP3057130B2 (en) 1993-02-18 2000-06-26 三菱電機株式会社 Resin-sealed semiconductor package and method of manufacturing the same
AU1182295A (en) * 1993-11-19 1995-06-06 Cts Corporation Metallurgically bonded polymer vias
US5471011A (en) * 1994-05-26 1995-11-28 Ak Technology, Inc. Homogeneous thermoplastic semi-conductor chip carrier package
KR100279196B1 (en) * 1994-09-23 2001-02-01 에르. 반 오버슈트래텐 Polymer Stud Grid Array
US6518088B1 (en) 1994-09-23 2003-02-11 Siemens N.V. And Interuniversitair Micro-Electronica Centrum Vzw Polymer stud grid array
KR0181615B1 (en) * 1995-01-30 1999-04-15 모리시다 요이치 Semiconductor unit package, semiconductor unit packaging method, and encapsulant for use in semiconductor unit packaging
JPH08288424A (en) * 1995-04-18 1996-11-01 Nec Corp Semiconductor device
EP0831981B1 (en) * 1995-05-24 2007-03-14 Fry's Metals Inc. Epoxy-based, voc-free soldering flux
US5650595A (en) * 1995-05-25 1997-07-22 International Business Machines Corporation Electronic module with multiple solder dams in soldermask window
KR0157284B1 (en) * 1995-05-31 1999-02-18 김광호 Printed circuit board of solder ball take-on groove furnished and this use of package ball grid array
WO1997016848A1 (en) * 1995-10-31 1997-05-09 Ibiden Co., Ltd. Electronic part module and process for manufacturing the same
US6329711B1 (en) * 1995-11-08 2001-12-11 Fujitsu Limited Semiconductor device and mounting structure
KR0179644B1 (en) * 1995-11-21 1999-04-15 황인길 Semiconductor chip bondng method
US5804881A (en) * 1995-11-27 1998-09-08 Motorola, Inc. Method and assembly for providing improved underchip encapsulation
EP0791960A3 (en) * 1996-02-23 1998-02-18 Matsushita Electric Industrial Co., Ltd. Semiconductor devices having protruding contacts and method for making the same
US5851311A (en) * 1996-03-29 1998-12-22 Sophia Systems Co., Ltd. Polymerizable flux composition for encapsulating the solder in situ
US5895976A (en) * 1996-06-03 1999-04-20 Motorola Corporation Microelectronic assembly including polymeric reinforcement on an integrated circuit die, and method for forming same
EP0853337B1 (en) * 1996-07-12 2004-09-29 Fujitsu Limited Method for manufacturing semiconductor device
US6881611B1 (en) 1996-07-12 2005-04-19 Fujitsu Limited Method and mold for manufacturing semiconductor device, semiconductor device and method for mounting the device
JPH1041694A (en) * 1996-07-25 1998-02-13 Sharp Corp Substrate mounting structure of semiconductor element and mounting method thereof
US5682066A (en) * 1996-08-12 1997-10-28 Motorola, Inc. Microelectronic assembly including a transparent encapsulant
US5985043A (en) * 1997-07-21 1999-11-16 Miguel Albert Capote Polymerizable fluxing agents and fluxing adhesive compositions therefrom
TW571373B (en) * 1996-12-04 2004-01-11 Seiko Epson Corp Semiconductor device, circuit substrate, and electronic machine
US5898215A (en) 1996-12-16 1999-04-27 Motorola, Inc. Microelectronic assembly with connection to a buried electrical element, and method for forming same
US5814401A (en) * 1997-02-04 1998-09-29 Motorola, Inc. Selectively filled adhesive film containing a fluxing agent
US6180696B1 (en) 1997-02-19 2001-01-30 Georgia Tech Research Corporation No-flow underfill of epoxy resin, anhydride, fluxing agent and surfactant
US5856912A (en) * 1997-03-04 1999-01-05 Motorola Inc. Microelectronic assembly for connection to an embedded electrical element, and method for forming same
JP2001510944A (en) * 1997-07-21 2001-08-07 アギラ テクノロジーズ インコーポレイテッド Semiconductor flip chip package and method of manufacturing the same
US6335571B1 (en) 1997-07-21 2002-01-01 Miguel Albert Capote Semiconductor flip-chip package and method for the fabrication thereof
US6017634A (en) * 1997-07-21 2000-01-25 Miguel Albert Capote Carboxyl-containing polyunsaturated fluxing agent and carboxyl-reactive neutralizing agent as adhesive
US5985456A (en) * 1997-07-21 1999-11-16 Miguel Albert Capote Carboxyl-containing polyunsaturated fluxing adhesive for attaching integrated circuits
US6367150B1 (en) 1997-09-05 2002-04-09 Northrop Grumman Corporation Solder flux compatible with flip-chip underfill material
US6260264B1 (en) 1997-12-08 2001-07-17 3M Innovative Properties Company Methods for making z-axis electrical connections
US20070102827A1 (en) * 1997-12-08 2007-05-10 3M Innovative Properties Company Solvent Assisted Burnishing of Pre-Underfilled Solder-Bumped Wafers for Flipchip Bonding
US6765652B1 (en) 1998-01-12 2004-07-20 Micron Technology, Inc. Forming thermally curable materials on a support structure in an electronic device
US6137063A (en) 1998-02-27 2000-10-24 Micron Technology, Inc. Electrical interconnections
US6265776B1 (en) 1998-04-27 2001-07-24 Fry's Metals, Inc. Flip chip with integrated flux and underfill
US6323062B1 (en) 1998-04-27 2001-11-27 Alpha Metals, Inc. Wafer coating method for flip chips
US6228678B1 (en) 1998-04-27 2001-05-08 Fry's Metals, Inc. Flip chip with integrated mask and underfill
US6140707A (en) * 1998-05-07 2000-10-31 3M Innovative Properties Co. Laminated integrated circuit package
WO2000002245A1 (en) * 1998-07-01 2000-01-13 Seiko Epson Corporation Semiconductor device, method of manufacture thereof, circuit board, and electronic device
US6399426B1 (en) 1998-07-21 2002-06-04 Miguel Albert Capote Semiconductor flip-chip package and method for the fabrication thereof
US6399425B1 (en) 1998-09-02 2002-06-04 Micron Technology, Inc. Method of encapsulating semiconductor devices utilizing a dispensing apparatus with rotating orifices
US6054761A (en) 1998-12-01 2000-04-25 Fujitsu Limited Multi-layer circuit substrates and electrical assemblies having conductive composition connectors
US6592943B2 (en) 1998-12-01 2003-07-15 Fujitsu Limited Stencil and method for depositing solder
US6326555B1 (en) 1999-02-26 2001-12-04 Fujitsu Limited Method and structure of z-connected laminated substrate for high density electronic packaging
US6228681B1 (en) 1999-03-10 2001-05-08 Fry's Metals, Inc. Flip chip having integral mask and underfill providing two-stage bump formation
US6194788B1 (en) 1999-03-10 2001-02-27 Alpha Metals, Inc. Flip chip with integrated flux and underfill
JP3868179B2 (en) * 1999-08-02 2007-01-17 住友ベークライト株式会社 Liquid encapsulating resin composition, semiconductor device manufacturing method, and semiconductor device
US6711812B1 (en) 1999-04-13 2004-03-30 Unicap Electronics Industrial Corporation Method of making metal core substrate printed circuit wiring board enabling thermally enhanced ball grid array (BGA) packages
US6675472B1 (en) 1999-04-29 2004-01-13 Unicap Electronics Industrial Corporation Process and structure for manufacturing plastic chip carrier
US6352881B1 (en) 1999-07-22 2002-03-05 National Semiconductor Corporation Method and apparatus for forming an underfill adhesive layer
TW527253B (en) 1999-10-05 2003-04-11 Tdk Corp Soldering flux, soldering paste and soldering process
WO2001047660A1 (en) * 1999-12-27 2001-07-05 Sumitomo Bakelite Company, Ltd. Hardening flux, soldering resist, semiconductor package reinforced by hardening flux, semiconductor device and method of producing semiconductor package and semiconductor device
JP4844776B2 (en) 2000-04-07 2011-12-28 ナガセケムテックス株式会社 Electrically connectable semiconductor adhesive
US6528169B2 (en) 2000-07-06 2003-03-04 3M Innovative Properties Company No-flow flux adhesive compositions
US6680436B2 (en) 2000-07-12 2004-01-20 Seagate Technology Llc Reflow encapsulant
US6667194B1 (en) 2000-10-04 2003-12-23 Henkel Loctite Corporation Method of bonding die chip with underfill fluxing composition
EP1328373A2 (en) * 2000-10-24 2003-07-23 Nanopierce Technologies Inc. Method and materials for printing particle-enhanced electrical contacts
JP2002190497A (en) * 2000-12-21 2002-07-05 Sony Corp Sealing resin for flip chip mounting
US6866741B2 (en) * 2001-01-08 2005-03-15 Fujitsu Limited Method for joining large substrates
US6884313B2 (en) * 2001-01-08 2005-04-26 Fujitsu Limited Method and system for joining and an ultra-high density interconnect
US6800169B2 (en) * 2001-01-08 2004-10-05 Fujitsu Limited Method for joining conductive structures and an electrical conductive article
US6458472B1 (en) * 2001-01-08 2002-10-01 Henkel Loctite Corporation Fluxing underfill compositions
WO2002065541A2 (en) 2001-02-13 2002-08-22 Pac Tech - Packaging Technologies Gmbh Contacting microchips by means of pressure
US7331502B2 (en) * 2001-03-19 2008-02-19 Sumitomo Bakelite Company, Ltd. Method of manufacturing electronic part and electronic part obtained by the method
US6674172B2 (en) 2001-05-08 2004-01-06 International Business Machines Corporation Flip-chip package with underfill having low density filler
US6599775B2 (en) * 2001-05-18 2003-07-29 Advanpack Solutions Pte Ltd Method for forming a flip chip semiconductor package, a semiconductor package formed thereby, and a substrate therefor
US20030111519A1 (en) * 2001-09-04 2003-06-19 3M Innovative Properties Company Fluxing compositions
KR100442695B1 (en) * 2001-09-10 2004-08-02 삼성전자주식회사 Method for manufacturing flip chip package devices with heat spreaders
US7009009B1 (en) * 2001-10-09 2006-03-07 Henkel Corporation Fluxing underfill compositions
US7323360B2 (en) * 2001-10-26 2008-01-29 Intel Corporation Electronic assemblies with filled no-flow underfill
US6677179B2 (en) 2001-11-16 2004-01-13 Indium Corporation Of America Method of applying no-flow underfill
US6833629B2 (en) * 2001-12-14 2004-12-21 National Starch And Chemical Investment Holding Corporation Dual cure B-stageable underfill for wafer level
US20030129438A1 (en) * 2001-12-14 2003-07-10 Becker Kevin Harris Dual cure B-stageable adhesive for die attach
SE0104335D0 (en) * 2001-12-19 2001-12-19 Ericsson Telefon Ab L M An electronic assembly and a method of manufacturing the same
US20030132513A1 (en) * 2002-01-11 2003-07-17 Motorola, Inc. Semiconductor package device and method
US6661102B1 (en) * 2002-01-18 2003-12-09 Advance Micro Devices, Inc. Semiconductor packaging apparatus for controlling die attach fillet height to reduce die shear stress
US6854633B1 (en) 2002-02-05 2005-02-15 Micron Technology, Inc. System with polymer masking flux for fabricating external contacts on semiconductor components
US6998293B2 (en) * 2002-03-29 2006-02-14 Visteon Global Technologies, Inc. Flip-chip bonding method
US20030196752A1 (en) * 2002-04-17 2003-10-23 Freund Joseph Michael Epoxy tacking for optoelectronic device placement
US6739497B2 (en) * 2002-05-13 2004-05-25 International Busines Machines Corporation SMT passive device noflow underfill methodology and structure
US6933221B1 (en) 2002-06-24 2005-08-23 Micron Technology, Inc. Method for underfilling semiconductor components using no flow underfill
WO2004017439A2 (en) * 2002-07-29 2004-02-26 Siemens Aktiengesellschaft Electronic component comprising predominantly organic functional materials and method for the production thereof
US7423337B1 (en) 2002-08-19 2008-09-09 National Semiconductor Corporation Integrated circuit device package having a support coating for improved reliability during temperature cycling
US6649445B1 (en) * 2002-09-11 2003-11-18 Motorola, Inc. Wafer coating and singulation method
US7470564B2 (en) * 2002-10-28 2008-12-30 Intel Corporation Flip-chip system and method of making same
US6882058B2 (en) * 2002-11-05 2005-04-19 Henkel Corporation Organic acid containing compositions and methods for use thereof
US20040101688A1 (en) * 2002-11-22 2004-05-27 Slawomir Rubinsztajn Curable epoxy compositions, methods and articles made therefrom
US20060147719A1 (en) * 2002-11-22 2006-07-06 Slawomir Rubinsztajn Curable composition, underfill, and method
US20050181214A1 (en) * 2002-11-22 2005-08-18 John Robert Campbell Curable epoxy compositions, methods and articles made therefrom
US20040102529A1 (en) * 2002-11-22 2004-05-27 Campbell John Robert Functionalized colloidal silica, dispersions and methods made thereby
US20050048291A1 (en) * 2003-08-14 2005-03-03 General Electric Company Nano-filled composite materials with exceptionally high glass transition temperature
CN100512604C (en) * 2002-11-27 2009-07-08 住友电木株式会社 Circuit board, multi-layer wiring board, method for making circuit board, and method for making multi-layer wiring board
US7301222B1 (en) 2003-02-12 2007-11-27 National Semiconductor Corporation Apparatus for forming a pre-applied underfill adhesive layer for semiconductor wafer level chip-scale packages
US6902954B2 (en) * 2003-03-31 2005-06-07 Intel Corporation Temperature sustaining flip chip assembly process
US6992001B1 (en) * 2003-05-08 2006-01-31 Kulicke And Soffa Industries, Inc. Screen print under-bump metalization (UBM) to produce low cost flip chip substrate
US7166491B2 (en) * 2003-06-11 2007-01-23 Fry's Metals, Inc. Thermoplastic fluxing underfill composition and method
US7294533B2 (en) * 2003-06-30 2007-11-13 Intel Corporation Mold compound cap in a flip chip multi-matrix array package and process of making same
US20050008865A1 (en) * 2003-07-07 2005-01-13 General Electric Company Curable epoxy compositions and articles made therefrom
US20050028361A1 (en) * 2003-08-07 2005-02-10 Indium Corporation Of America Integrated underfill process for bumped chip assembly
US20050056365A1 (en) * 2003-09-15 2005-03-17 Albert Chan Thermal interface adhesive
US7298235B2 (en) * 2004-01-13 2007-11-20 Raytheon Company Circuit board assembly and method of attaching a chip to a circuit board with a fillet bond not covering RF traces
US20070164079A1 (en) * 2004-02-24 2007-07-19 Matsushita Electric Industrial Co., Ltd. Electronic component mounting method, and circuit substrate and circuit substrate unit used in the method
US7213739B2 (en) * 2004-04-02 2007-05-08 Fry's Metals, Inc. Underfill fluxing curative
US7282375B1 (en) 2004-04-14 2007-10-16 National Semiconductor Corporation Wafer level package design that facilitates trimming and testing
US7875688B2 (en) * 2004-06-04 2011-01-25 Designer Molecules, Inc. Free-radical curable polyesters and methods for use thereof
US7247683B2 (en) * 2004-08-05 2007-07-24 Fry's Metals, Inc. Low voiding no flow fluxing underfill for electronic devices
US7786248B2 (en) * 2004-08-20 2010-08-31 Designer Molecules, Inc. Underfill compositions and methods for use thereof
JP2006128567A (en) * 2004-11-01 2006-05-18 Three M Innovative Properties Co Method for connecting semiconductor package to printed wiring board
US7446136B2 (en) * 2005-04-05 2008-11-04 Momentive Performance Materials Inc. Method for producing cure system, adhesive system, and electronic device
US7405246B2 (en) * 2005-04-05 2008-07-29 Momentive Performance Materials Inc. Cure system, adhesive system, electronic device
US20060272747A1 (en) * 2005-06-03 2006-12-07 Renyi Wang Fluxing compositions
JP2007169602A (en) * 2005-11-01 2007-07-05 Shin Etsu Chem Co Ltd Liquid epoxy resin composition
JP2007308678A (en) * 2005-11-02 2007-11-29 Shin Etsu Chem Co Ltd Liquid epoxy resin composition
US20070095432A1 (en) * 2005-11-02 2007-05-03 National Starch And Chemical Investment Holding Corporation Fluxing compositions containing benzotriazoles
JP2007162001A (en) * 2005-11-21 2007-06-28 Shin Etsu Chem Co Ltd Liquid epoxy resin composition
KR20070062927A (en) * 2005-12-13 2007-06-18 신에쓰 가가꾸 고교 가부시끼가이샤 Assembly method of flip chip type semiconductor device and semiconductor device manufactured using the method
US7868113B2 (en) 2007-04-11 2011-01-11 Designer Molecules, Inc. Low shrinkage polyester thermosetting resins
US8039305B2 (en) * 2007-04-27 2011-10-18 Sumitomo Bakelite Company, Ltd. Method for bonding semiconductor wafers and method for manufacturing semiconductor device
JP2008274080A (en) * 2007-04-27 2008-11-13 Shin Etsu Chem Co Ltd Liquid epoxy resin composition and semiconductor device
US7867793B2 (en) * 2007-07-09 2011-01-11 Koninklijke Philips Electronics N.V. Substrate removal during LED formation
US8334170B2 (en) * 2008-06-27 2012-12-18 Taiwan Semiconductor Manufacturing Company, Ltd. Method for stacking devices
CN101728354B (en) * 2008-10-27 2013-07-10 松下电器产业株式会社 Electronic device and manufacturing method for electronic device
CN102549091A (en) * 2009-09-16 2012-07-04 住友电木株式会社 Adhesive film, multilayer circuit board, electronic component, and semiconductor device
JP6045774B2 (en) * 2010-03-16 2016-12-14 日立化成株式会社 Epoxy resin composition for semiconductor sealing filling, semiconductor device, and manufacturing method thereof
US8053283B2 (en) 2010-03-25 2011-11-08 International Business Machines Corporation Die level integrated interconnect decal manufacturing method and apparatus
US8138020B2 (en) * 2010-03-25 2012-03-20 International Business Machines Corporation Wafer level integrated interconnect decal and manufacturing method thereof
CN101894772B (en) * 2010-06-28 2012-05-23 华为终端有限公司 Method for enhancing reliability of chip welding spot, printed circuit board and electronic device
US20120002386A1 (en) * 2010-07-01 2012-01-05 Nokia Corporation Method and Apparatus for Improving the Reliability of Solder Joints
US8535454B2 (en) 2010-11-23 2013-09-17 Promerus, Llc Polymer composition for microelectronic assembly
US8070045B1 (en) 2010-12-02 2011-12-06 Rohm And Haas Electronic Materials Llc Curable amine flux composition and method of soldering
US8070043B1 (en) * 2010-12-02 2011-12-06 Rohm And Haas Electronic Materials Llc Curable flux composition and method of soldering
US8430295B2 (en) 2011-09-30 2013-04-30 Rohm And Haas Electronic Materials Llc Curable flux composition and method of soldering
US8430293B2 (en) 2011-09-30 2013-04-30 Rohm And Haas Electronic Materials Llc Curable amine, carboxylic acid flux composition and method of soldering
TW201329145A (en) 2011-11-28 2013-07-16 日東電工股份有限公司 Underlayer filling material and method of manufacturing semiconductor device
CN103658899B (en) * 2013-12-04 2016-04-13 哈尔滨工业大学深圳研究生院 The preparations and applicatio method of the micro-interconnection welding spot structure of a kind of single-orientated Cu6Sn5 intermetallic compound
WO2015138905A1 (en) * 2014-03-14 2015-09-17 Indium Corporation Methods and compositions for forming solder bumps on a substrate with radiation curable or thermal curable solder flux
US9426898B2 (en) * 2014-06-30 2016-08-23 Kulicke And Soffa Industries, Inc. Thermocompression bonders, methods of operating thermocompression bonders, and interconnect methods for fine pitch flip chip assembly
CN105575924B (en) * 2014-10-15 2018-07-03 台达电子工业股份有限公司 Power module
US10249515B2 (en) * 2016-04-01 2019-04-02 Intel Corporation Electronic device package
US10551261B2 (en) * 2017-02-28 2020-02-04 Rosemount Inc. Joint for brittle materials
JP6274344B1 (en) * 2017-05-25 2018-02-07 千住金属工業株式会社 flux
US12490387B2 (en) * 2019-02-18 2025-12-02 Jabil Inc. Adhesive circuit patterning process
CN113571430B (en) * 2020-04-28 2025-10-31 桑迪士克科技股份有限公司 Flip chip package with reduced underfill area

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4448847A (en) * 1982-05-28 1984-05-15 Shell Oil Company Process for improving steel-epoxy adhesion
US4604644A (en) * 1985-01-28 1986-08-05 International Business Machines Corporation Solder interconnection structure for joining semiconductor devices to substrates that have improved fatigue life, and process for making
US4980086A (en) * 1985-10-16 1990-12-25 Toagosei Chemical Industry, Co., Ltd. Curable composition
US4855001A (en) * 1987-02-10 1989-08-08 Lord Corporation Structural adhesive formulations and bonding method employing same

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11510961A (en) * 1995-08-11 1999-09-21 カーストン・ケネス・ジェイ Encapsulants with flux properties and their use
JP2009021620A (en) * 1996-12-04 2009-01-29 Seiko Epson Corp Method of mounting electronic component
US6981317B1 (en) 1996-12-27 2006-01-03 Matsushita Electric Industrial Co., Ltd. Method and device for mounting electronic component on circuit board
JP2000036506A (en) * 1998-07-17 2000-02-02 Nitto Denko Corp Semiconductor device manufacturing method
JP2001107008A (en) * 1999-09-24 2001-04-17 Questech Solutions Pte Ltd Fluxing adhesive
DE10196082B4 (en) * 2000-04-14 2007-06-14 Namics Corp. FLIP-CHIP-assembly process
JP2002176265A (en) * 2000-09-28 2002-06-21 Sumitomo Bakelite Co Ltd Multilayer wiring board and manufacturing method therefor
JP2003051676A (en) * 2001-08-06 2003-02-21 Sumitomo Bakelite Co Ltd Wiring board used for manufacturing multilayer wiring board, the multilayer wiring board, and method of manufacturing them
JP2003289089A (en) * 2002-03-28 2003-10-10 Sumitomo Bakelite Co Ltd Semiconductor device and its manufacturing method
JP2006265484A (en) * 2005-03-25 2006-10-05 Fujitsu Ltd Adhesive resin composition and electronic device
US7829381B2 (en) 2007-11-30 2010-11-09 Shin-Etsu Chemical Co., Ltd. Method of manufacturing a semiconductor device
WO2009107357A1 (en) 2008-02-29 2009-09-03 住友ベークライト株式会社 Solder connecting method, electronic device and method for manufacturing same
US8079141B2 (en) 2008-02-29 2011-12-20 Sumitomo Bakelite Co., Ltd. Electrical connection and method of manufacturing the same
JP2010123911A (en) * 2008-10-23 2010-06-03 Panasonic Corp Semiconductor device, and method for manufacturing the same
WO2010047006A1 (en) * 2008-10-23 2010-04-29 パナソニック株式会社 Semiconductor device and method for manufacturing the same
JP2011009635A (en) * 2009-06-29 2011-01-13 Nichia Corp Light emitting device and method of manufacturing the same
JP2011029392A (en) * 2009-07-24 2011-02-10 Hitachi Chem Co Ltd Adhesive composition and method of manufacturing the same, as well as semiconductor device and method of manufacturing the same
JP2011119731A (en) * 2009-11-30 2011-06-16 Numonyx Bv Package including underfill material in portion of area between package and substrate or another package
US9374902B2 (en) 2009-11-30 2016-06-21 Micron Technology, Inc. Package including an underfill material in a portion of an area between the package and a substrate or another package
JPWO2012164957A1 (en) * 2011-06-02 2015-02-23 パナソニック株式会社 Electronic component mounting method, electronic component mounting apparatus, and electronic component mounting system
JP2012146995A (en) * 2012-03-06 2012-08-02 Toshiba Corp Method of manufacturing electronic apparatus, electronic component, and electronic apparatus
DE102013001205A1 (en) 2012-04-04 2013-10-10 San-Ei Kagaku Co. Ltd. Solder mounting plate, manufacturing method thereof and semiconductor device
KR20130112736A (en) 2012-04-04 2013-10-14 산에이카가쿠 가부시키가이샤 Solder-mounted board, production method therefor, and semiconductor device
US9565754B2 (en) 2012-04-04 2017-02-07 San-Ei Kagaku Co., Ltd. Solder-mounted board, production method therefor, and semiconductor device
KR20240130731A (en) 2021-12-28 2024-08-29 아이피 시스템즈 유겐가이샤 Manufacturing method of semiconductor components and mounting structure of semiconductor components

Also Published As

Publication number Publication date
JP2589239B2 (en) 1997-03-12
US5128746A (en) 1992-07-07

Similar Documents

Publication Publication Date Title
JP2589239B2 (en) Thermosetting adhesive and electrical component assembly using the same
JP2807940B2 (en) Adhesive having flux agent and metal particles
US6307160B1 (en) High-strength solder interconnect for copper/electroless nickel/immersion gold metallization solder pad and method
KR100428277B1 (en) Electronic device
US5641113A (en) Method for fabricating an electronic device having solder joints
US7098072B2 (en) Fluxless assembly of chip size semiconductor packages
US5814401A (en) Selectively filled adhesive film containing a fluxing agent
US5925930A (en) IC contacts with palladium layer and flexible conductive epoxy bumps
KR100545008B1 (en) Semiconductor device, manufacturing method thereof and semiconductor device, manufacturing method thereof
US6150717A (en) Direct die contact (DDC) semiconductor package
US7759240B2 (en) Use of palladium in IC manufacturing with conductive polymer bump
US6221692B1 (en) Method of fabricating solder-bearing silicon semiconductor device and circuit board mounted therewith
US6319810B1 (en) Method for forming solder bumps
KR100351996B1 (en) Method for manufacturing semiconductor devices
KR20120102803A (en) Lead-free solder joint structure and solder ball
KR20020044577A (en) Advanced flip-chip join package
JP2003086626A (en) Electronic component, manufacturing method thereof, mounted body of electronic component, and mounting method
JP2000040713A (en) Semiconductor package manufacturing method
KR20000008347A (en) Method for manufacturing flip chip bga package
JP2000151086A (en) Printed circuit unit and method of manufacturing the same
JP3344254B2 (en) Semiconductor device manufacturing method
WO2003075337A1 (en) Fluxless assembly of chip size semiconductor packages
JP3204142B2 (en) Semiconductor device manufacturing method and lead frame
JP3132713B2 (en) Semiconductor device
JPS58103198A (en) Method of mounting electronic part

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071205

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081205

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091205

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091205

Year of fee payment: 13

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: R3D03

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101205

Year of fee payment: 14

LAPS Cancellation because of no payment of annual fees