JPH04299543A - Semiconductor manufacturing device - Google Patents
Semiconductor manufacturing deviceInfo
- Publication number
- JPH04299543A JPH04299543A JP6423491A JP6423491A JPH04299543A JP H04299543 A JPH04299543 A JP H04299543A JP 6423491 A JP6423491 A JP 6423491A JP 6423491 A JP6423491 A JP 6423491A JP H04299543 A JPH04299543 A JP H04299543A
- Authority
- JP
- Japan
- Prior art keywords
- resin
- semiconductor device
- elements
- resins
- gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Description
【0001】0001
【産業上の利用分野】本発明は半導体製造装置に関し、
特に樹脂封止型半導体装置の製造装置に関する。[Industrial Application Field] The present invention relates to semiconductor manufacturing equipment.
In particular, the present invention relates to a manufacturing apparatus for resin-sealed semiconductor devices.
【0002】0002
【従来の技術】従来技術による半導体装置の製造装置は
、図5の断面図に示すように、樹脂封止未了の半導体装
置1、例えば、(1)金属製リードフレームのアイラン
ド部に接着剤を用いて能動素子や受動素子等を搭載し、
各素子とリードフレームのインナーリード部とが金属細
線により電気的および機械的接続がなされているもの、
(2)金属製リードフレームのアイランド部に回路基板
が固着され、回路基板上に接着剤を用いて能動素子や受
動素子を搭載し、金属細線や導電ペースト剤等を用いて
回路形成がなされているもの、(3)プリント基板に回
路パターンが形成され、この回路パターン上に接着剤を
用いて受動素子や能動素子を搭載し、金属細線や導電ペ
ースト剤等を用いて回路形成がなされているもの等で、
それぞれ板厚が0.15〜4.0mm程度のものを、上
金型3と下金型6により圧力80〜100kg/cm2
で型締めを行い、上金型3に付属しているプランジャ
ー2により樹脂4をゲート8を通して圧入している。こ
のように、従来の製造装置では、同時に使用可能な樹脂
は1種類に限られる。2. Description of the Related Art As shown in the cross-sectional view of FIG. 5, a conventional semiconductor device manufacturing apparatus uses an adhesive to attach a semiconductor device 1 that has not yet been sealed with resin, for example (1) an island portion of a metal lead frame. mount active elements, passive elements, etc. using
Each element and the inner lead part of the lead frame are electrically and mechanically connected by thin metal wires,
(2) A circuit board is fixed to the island part of a metal lead frame, active elements and passive elements are mounted on the circuit board using adhesive, and a circuit is formed using thin metal wires, conductive paste, etc. (3) A circuit pattern is formed on a printed circuit board, passive elements and active elements are mounted on this circuit pattern using adhesive, and the circuit is formed using thin metal wires, conductive paste, etc. With things, etc.
Each plate with a thickness of about 0.15 to 4.0 mm is heated to a pressure of 80 to 100 kg/cm2 using an upper mold 3 and a lower mold 6.
The mold is clamped, and the resin 4 is press-fitted through the gate 8 using the plunger 2 attached to the upper mold 3. As described above, in conventional manufacturing equipment, only one type of resin can be used at the same time.
【0003】0003
【発明が解決しようとする課題】この従来の半導体製造
装置では、同一金型内に1個のゲートと1個のプランジ
ャーを備えた構造であるため、1種類の樹脂しか使用す
ることができない。このため、光関係の素子を封止する
場合には、光素子である受光素子と発光素子に透明な樹
脂あるいは青、赤、緑、黄等の透光性樹脂を使用しなけ
ればならず、またトランジスタ、IC、ダイオード等の
素子には黒、赤、青、緑等の透明ではない樹脂を各々使
用しなければ、各々の素子機能を発揮させることはでき
ない。また高機能素子を有するマイコン、ゲートアレイ
、SRAM、ROM等は、素子サイズが増々大型化傾向
となり、クラック、応力ひずみ等による素子特性に与え
る影響は非常に大きい。さらにα線障害等についても考
慮しなければならない。従って、従来は封止樹脂が1種
類に限られるため、各素子に適合した樹脂を使用するこ
とができないという問題点があった。[Problems to be Solved by the Invention] This conventional semiconductor manufacturing equipment has a structure in which one gate and one plunger are provided in the same mold, so only one type of resin can be used. . For this reason, when sealing optical-related elements, it is necessary to use transparent resin or translucent resin of blue, red, green, yellow, etc. for the light-receiving element and light-emitting element, which are optical elements. Further, unless non-transparent resins such as black, red, blue, and green are used for elements such as transistors, ICs, and diodes, each element cannot perform its functions. Furthermore, microcomputers, gate arrays, SRAMs, ROMs, and the like having high-performance elements tend to have increasingly larger element sizes, and the effects of cracks, stress strains, etc. on element characteristics are very large. Furthermore, α-ray damage, etc. must also be considered. Therefore, in the past, only one type of sealing resin was used, which caused the problem that a resin suitable for each element could not be used.
【0004】0004
【課題を解決するための手段】本発明の半導体製造装置
は、各素子が必要とする樹脂を用いることができるよう
に、同一金型内に複数個のゲートと複数個のプランジャ
ーとを備え、複数種類の樹脂を用いて複数の素子にそれ
ぞれ樹脂封止可能としている。[Means for Solving the Problems] The semiconductor manufacturing apparatus of the present invention includes a plurality of gates and a plurality of plungers in the same mold so that the resin required for each element can be used. , it is possible to resin-seal multiple elements using multiple types of resin.
【0005】[0005]
【実施例】次に本発明について図面を参照して説明する
。図1は本発明の実施例1を示す断面図である。樹脂封
止未了の半導体装置1a(基板厚0.15〜4.0mm
位)を上金型3aと下金型6aにより圧力50〜100
kg/cm2 で型締めする。上金型3aにはプランジ
ャー2a(外径5〜20mm位)とゲート8a(幅2〜
5mm、厚さ0.1〜2.0mm位)があり、この機構
により半導体装置1aの上面部分に圧力40〜120k
g/cm2 で樹脂4aを圧入し封止する。また上金型
3aにはもう一つのプランジャー2bを設け、ゲート8
bは下金型6aに設ける。このプランジャー2bとゲー
ト8bにより、半導体装置1aの下面部分に樹脂4bを
圧入し封止する。このように、1個の半導体装置1aに
、ゲート8a,8bの2個と、プランジャー2a,2b
の2個を設けたことにより、樹脂4a,4bの2種類を
用いた半導体装置が製造できる。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be explained with reference to the drawings. FIG. 1 is a sectional view showing a first embodiment of the present invention. Semiconductor device 1a (substrate thickness 0.15 to 4.0 mm) that is not yet resin-sealed
position) with the upper mold 3a and lower mold 6a at a pressure of 50 to 100.
Clamp the mold at kg/cm2. The upper mold 3a has a plunger 2a (outer diameter of about 5 to 20 mm) and a gate 8a (width of about 2 to 20 mm).
5 mm and a thickness of about 0.1 to 2.0 mm), and this mechanism causes a pressure of 40 to 120 k on the upper surface of the semiconductor device 1a.
The resin 4a is press-fitted and sealed at a pressure of g/cm2. Further, another plunger 2b is provided in the upper mold 3a, and the gate 8
b is provided in the lower mold 6a. The plunger 2b and the gate 8b press-fit the resin 4b into the lower surface of the semiconductor device 1a and seal it. In this way, one semiconductor device 1a includes two gates 8a and 8b and plungers 2a and 2b.
By providing two resins, a semiconductor device using two types of resins 4a and 4b can be manufactured.
【0006】図2は本発明の実施例2を示す断面図であ
る。樹脂封止未了の半導体装置1bを上金型3bと下金
型6bとにより型締めする。上金型3bにはプランジャ
ー2cとゲート8c、プランジャー2dとゲート8dが
備えてあり、両機能により樹脂4cと樹脂4dを圧入し
封止する。本実施例の場合、半導体装置1bに設けられ
た貫通穴16(例えば径2〜5mm)により、図1に示
したような半導体装置1aの上下面に異なる樹脂を配置
するのではなく、半導体装置1bの上下対向面に同種樹
脂を、また左右に異種樹脂を配置した半導体装置が製造
できる。FIG. 2 is a sectional view showing a second embodiment of the present invention. The semiconductor device 1b, which has not yet been resin-sealed, is clamped between the upper mold 3b and the lower mold 6b. The upper mold 3b is equipped with a plunger 2c and a gate 8c, and a plunger 2d and a gate 8d, and both functions press-fit the resin 4c and the resin 4d and seal them. In the case of this embodiment, the through hole 16 (for example, diameter 2 to 5 mm) provided in the semiconductor device 1b allows the semiconductor device to A semiconductor device can be manufactured in which the same type of resin is placed on the upper and lower opposing surfaces of 1b, and different types of resin are placed on the left and right sides.
【0007】図3は本発明の実施例3を示す図で、同図
(a)は平面図であり、同図(b)はそのA−A及びB
−B断面図である。樹脂封止未了の半導体装置1cを上
金型3cと下金型6cにより型締めする。上金型3cは
プランジャー2eとゲート8e、プランジャー2fとゲ
ート8fの2プランジャー,2ゲートを備えている。下
金型6cはプランジャー2gとゲート8g、プランジャ
ー2hとゲート8hの2プランジャー,2ゲートを備え
ている。すなわち、4プランジャー,4ゲートの機能に
より、樹脂4e,4f,4g,4hの4種類の異った樹
脂が圧入封止される。従って、半導体装置1cの上下面
、左右に異った4種類の樹脂が配置された半導体装置が
製造できる。FIG. 3 is a diagram showing a third embodiment of the present invention, in which (a) is a plan view, and (b) is a plane view of A-A and B.
-B sectional view. The semiconductor device 1c which has not yet been resin-sealed is clamped between the upper mold 3c and the lower mold 6c. The upper mold 3c includes two plungers and two gates: a plunger 2e and a gate 8e, and a plunger 2f and a gate 8f. The lower mold 6c has two plungers and two gates: a plunger 2g and a gate 8g, and a plunger 2h and a gate 8h. That is, four different resins, 4e, 4f, 4g, and 4h, are press-fitted and sealed by the functions of 4 plungers and 4 gates. Therefore, it is possible to manufacture a semiconductor device in which four different types of resins are placed on the top and bottom, left and right sides of the semiconductor device 1c.
【0008】図4は本発明の実施例4を示す断面図であ
る。樹脂封止未了の半導体装置1d(基板厚さ0.15
〜4.0mm等)は、一端が樹脂から突出しない構造で
あるため上金型3dと下金型6dにより片側のみ型締め
する。上金型3dにはプランジャー2iとゲート8i、
プランジャー2jとゲート8jを備えており、2プラン
ジャー,2ゲートの機能により2種類の樹脂を圧入し封
止する。この場合、樹脂4iの圧入時には貫通穴18は
必要であるが、樹脂4j圧入時には貫通穴17は有無ど
ちらでもよい。これにより、半導体装置1dの上下対向
面に同種樹脂を、また左右に異種樹脂を配置した半導体
装置が製造できる。さらに、半導体装置1dの片方は樹
脂4jから突出しない構造であるため耐湿性の向上がは
かれる。FIG. 4 is a sectional view showing a fourth embodiment of the present invention. Semiconductor device 1d (substrate thickness 0.15
~4.0 mm, etc.) has a structure in which one end does not protrude from the resin, so only one side is clamped by the upper mold 3d and the lower mold 6d. The upper mold 3d has a plunger 2i and a gate 8i,
It is equipped with a plunger 2j and a gate 8j, and the functions of the two plungers and the two gates allow two types of resin to be press-fitted and sealed. In this case, the through hole 18 is necessary when the resin 4i is press-fitted, but the through-hole 17 may be present or not when the resin 4j is press-fitted. As a result, it is possible to manufacture a semiconductor device in which the same type of resin is placed on the upper and lower opposing surfaces of the semiconductor device 1d, and different types of resin are placed on the left and right sides of the semiconductor device 1d. Furthermore, since one side of the semiconductor device 1d has a structure that does not protrude from the resin 4j, moisture resistance can be improved.
【0009】[0009]
【発明の効果】以上説明したように本発明は、同一金型
内に複数個のゲートと複数個のプランジャーとを備えた
ことにより、1個の半導体装置内に複数種類の樹脂を配
置することができる。従って、従来は不可能であった光
関係素子(発光、受光素子等)とそれ以外の素子(トラ
ンジスタ、IC、ダイオード等)との組合せが、光関係
素子には透明系樹脂を使用し、それ以外の素子には黒色
系樹脂を使用することによって可能となる。また、素子
寸法、厚さ、α線等の問題についても、各素子に適合し
た樹脂を使用することができるため、各素子の特性を十
分引き出せるという効果がある。[Effects of the Invention] As explained above, the present invention provides a plurality of gates and a plurality of plungers in the same mold, thereby making it possible to arrange a plurality of types of resin in one semiconductor device. be able to. Therefore, it is possible to combine optical-related elements (emitting, light-receiving, etc.) with other elements (transistors, ICs, diodes, etc.), which was previously impossible, by using transparent resin for optical-related elements. This becomes possible by using black resin for the other elements. Furthermore, regarding issues such as element dimensions, thickness, and alpha rays, resins suitable for each element can be used, which has the effect of fully bringing out the characteristics of each element.
【図1】本発明の実施例1を示す断面図である。FIG. 1 is a sectional view showing Example 1 of the present invention.
【図2】本発明の実施例2を示す断面図である。FIG. 2 is a sectional view showing a second embodiment of the present invention.
【図3】本発明の実施例3を示す図で、同図(a)は平
面図、同図(b)はそのA−AおよびB−B断面図であ
る。FIG. 3 is a diagram showing a third embodiment of the present invention; FIG. 3(a) is a plan view, and FIG. 3(b) is a sectional view taken along line AA and line BB.
【図4】本発明の実施例4を示す断面図である。FIG. 4 is a sectional view showing a fourth embodiment of the present invention.
【図5】従来の製造装置を示す断面図である。FIG. 5 is a sectional view showing a conventional manufacturing apparatus.
1,1a〜1d 半導体装置 2,2a〜2j プランジャー 3,3a〜3d 上金型 4,4a〜4j 樹脂 6,6a〜6d 下金型 8,8a〜8j ゲート 16,17,18 貫通穴 1, 1a to 1d Semiconductor device 2,2a~2j Plunger 3, 3a to 3d Upper mold 4,4a-4j Resin 6, 6a-6d Lower mold 8, 8a-8j Gate 16, 17, 18 Through hole
Claims (1)
装置において、同一金型内にそれぞれ性質の異なる樹脂
を圧入する複数個のゲートと複数個のプランジャーとを
備えたことを特徴とする半導体製造装置。1. A semiconductor manufacturing apparatus for resin-sealing a semiconductor device, comprising a plurality of gates and a plurality of plungers for press-fitting resins with different properties into the same mold. Manufacturing equipment.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3064234A JP2771340B2 (en) | 1991-03-28 | 1991-03-28 | Semiconductor manufacturing equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3064234A JP2771340B2 (en) | 1991-03-28 | 1991-03-28 | Semiconductor manufacturing equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH04299543A true JPH04299543A (en) | 1992-10-22 |
| JP2771340B2 JP2771340B2 (en) | 1998-07-02 |
Family
ID=13252233
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3064234A Expired - Lifetime JP2771340B2 (en) | 1991-03-28 | 1991-03-28 | Semiconductor manufacturing equipment |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2771340B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100762927B1 (en) * | 2004-09-07 | 2007-10-04 | 미크론정공 주식회사 | Semiconductor Package Molding Device |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50137078A (en) * | 1974-04-17 | 1975-10-30 | ||
| JPS6262435U (en) * | 1985-10-04 | 1987-04-17 |
-
1991
- 1991-03-28 JP JP3064234A patent/JP2771340B2/en not_active Expired - Lifetime
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50137078A (en) * | 1974-04-17 | 1975-10-30 | ||
| JPS6262435U (en) * | 1985-10-04 | 1987-04-17 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100762927B1 (en) * | 2004-09-07 | 2007-10-04 | 미크론정공 주식회사 | Semiconductor Package Molding Device |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2771340B2 (en) | 1998-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6713868B2 (en) | Semiconductor device having leadless package structure | |
| KR100343432B1 (en) | Semiconductor package and package method | |
| US6501157B1 (en) | Substrate for accepting wire bonded or flip-chip components | |
| JP2987101B2 (en) | Method for connecting semiconductor device and connector for semiconductor device | |
| JPS629639A (en) | Manufacture of semiconductor device | |
| WO2018176545A1 (en) | Display module and terminal | |
| US20080128889A1 (en) | Semiconductor chip package, printed circuit board assembly including the same and manufacturing methods thereof | |
| KR940001363A (en) | Low Profile Overmolded Pad Array Semiconductor Device and Manufacturing Method Thereof | |
| US4994896A (en) | Semiconductor device | |
| KR200291282Y1 (en) | printed circuit board for semi-conductor package | |
| JP2008304493A (en) | Liquid crystal display device and liquid crystal display panel | |
| US9543279B2 (en) | Method of manufacturing a single light-emitting structure | |
| KR100286746B1 (en) | Semiconductor devices | |
| JPH04299543A (en) | Semiconductor manufacturing device | |
| US20030043650A1 (en) | Multilayered memory device | |
| US20070164404A1 (en) | Semiconductor package | |
| JPH04255264A (en) | Hybrid integrated circuit | |
| JPS63200550A (en) | Lead frame | |
| KR950021455A (en) | Resin-sealed semiconductor device | |
| TWI702404B (en) | Probe card testing device | |
| JP3466354B2 (en) | Semiconductor device | |
| KR20050024226A (en) | Semiconductor device, and semiconductor module and manufacturing method thereof | |
| JP2003124251A5 (en) | ||
| JPH0237761A (en) | Hybrid integrated circuit device | |
| KR920007131A (en) | Semiconductor devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 19970610 |