JPH0434037U - - Google Patents

Info

Publication number
JPH0434037U
JPH0434037U JP7525990U JP7525990U JPH0434037U JP H0434037 U JPH0434037 U JP H0434037U JP 7525990 U JP7525990 U JP 7525990U JP 7525990 U JP7525990 U JP 7525990U JP H0434037 U JPH0434037 U JP H0434037U
Authority
JP
Japan
Prior art keywords
error detection
output
data demodulation
antenna switching
rds
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7525990U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP7525990U priority Critical patent/JPH0434037U/ja
Publication of JPH0434037U publication Critical patent/JPH0434037U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Circuits Of Receivers In General (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例を示すブロツク図、
第2図は部分詳細図、第3図はエラー信号の波形
図、第4図は他の実施例のブロツク図、第5図は
分離度制御装置の一実施例の詳細を示すブロツク
図、第6図は分離度制御装置の他の実施例の詳細
を示すブロツク図、第7図はその動作を説明する
フローチヤート図である。 1……RDSデータ復調部、2……エラー検出
部、3……アンテナ切換装置、4……アンテナ切
換制御装置、5……バンドパスフイルタ/アンプ
、6……誤り訂正装置、7……制御装置、8……
キーボード、9……表示装置、10……アンテナ
、11……フロントエンド部、12……IF増幅
部、13……マルチプレツクス回路、14……オ
ーデイオ部、20……分離度制御装置、21……
CPU、22……カウンタ、23……タイマ2。
FIG. 1 is a block diagram showing an embodiment of the present invention.
2 is a partial detailed diagram, FIG. 3 is a waveform diagram of an error signal, FIG. 4 is a block diagram of another embodiment, and FIG. 5 is a block diagram showing details of one embodiment of the separability control device. FIG. 6 is a block diagram showing details of another embodiment of the separability control device, and FIG. 7 is a flowchart explaining its operation. 1... RDS data demodulation unit, 2... Error detection unit, 3... Antenna switching device, 4... Antenna switching control device, 5... Bandpass filter/amplifier, 6... Error correction device, 7... Control Device, 8...
Keyboard, 9...Display device, 10...Antenna, 11...Front end section, 12...IF amplifier section, 13...Multiplex circuit, 14...Audio section, 20...Separation degree control device, 21... …
CPU, 22... Counter, 23... Timer 2.

Claims (1)

【実用新案登録請求の範囲】 1 受信放送波に含まれるRDSデータを復調す
るデータ復調手段と、 該データ復調手段の出力の誤りを検出するエラ
ー検出手段と、 複数のアンテナの中の一つを受信回路に接続す
るアンテナ切換手段と、 前記エラー検出手段のエラー検出出力に応じて
前記アンテナ切換手段に切換動作を行わせるアン
テナ切換制御手段と、 を備えたことを特徴とするRDS受信機。 2 受信放送波に含まれるRDSデータを復調す
るデータ復調手段と、 該データ復調手段の出力の誤りを検出するエラ
ー検出手段と、 受信信号をステレオ信号に分離するマルチプレ
ツクス回路と、 前記エラー検出手段のエラー検出出力に応じて
前記マルチプレツクス回路の分離度を制御する分
離度制御手段と、 を備えたことを特徴とするRDS受信機。
[Claims for Utility Model Registration] 1. Data demodulation means for demodulating RDS data included in received broadcast waves, error detection means for detecting errors in the output of the data demodulation means, and one of a plurality of antennas. An RDS receiver comprising: an antenna switching means connected to a receiving circuit; and an antenna switching control means for causing the antenna switching means to perform a switching operation in response to an error detection output of the error detection means. 2. data demodulation means for demodulating RDS data included in received broadcast waves; error detection means for detecting errors in the output of the data demodulation means; multiplex circuit for separating the received signal into stereo signals; and the error detection means. An RDS receiver comprising: separation degree control means for controlling the separation degree of the multiplex circuit according to an error detection output of the multiplex circuit.
JP7525990U 1990-07-17 1990-07-17 Pending JPH0434037U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7525990U JPH0434037U (en) 1990-07-17 1990-07-17

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7525990U JPH0434037U (en) 1990-07-17 1990-07-17

Publications (1)

Publication Number Publication Date
JPH0434037U true JPH0434037U (en) 1992-03-19

Family

ID=31615684

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7525990U Pending JPH0434037U (en) 1990-07-17 1990-07-17

Country Status (1)

Country Link
JP (1) JPH0434037U (en)

Similar Documents

Publication Publication Date Title
JPH0228200U (en)
JPS621441U (en)
JPH0277941U (en)
JPS609324U (en) automatic volume adjustment device
JPS6472636A (en) Multi-path noise reduction circuit
JPS586451U (en) AM receiver
JPH0193841U (en)
JPS5819547U (en) wireless receiver
JPS6340077U (en)
JPH0253644U (en)
JPS61104647U (en)
JPS61140644U (en)
JPH0358047U (en)
JPS58186679U (en) Television receiver control device
JPH02112046U (en)
JPH02145839U (en)
JPH0427637U (en)
JPS58147364U (en) Audio multiplex demodulation circuit
JPH01149138U (en)
JPS58178750U (en) FM stereo tuner
JPS63181064U (en)
JPS6440938U (en)
JPS63185375U (en)
JPH0486337U (en)
JPH0163273U (en)