JPH0444469A - Horizontal synchronizing signal separator circuit - Google Patents
Horizontal synchronizing signal separator circuitInfo
- Publication number
- JPH0444469A JPH0444469A JP15348790A JP15348790A JPH0444469A JP H0444469 A JPH0444469 A JP H0444469A JP 15348790 A JP15348790 A JP 15348790A JP 15348790 A JP15348790 A JP 15348790A JP H0444469 A JPH0444469 A JP H0444469A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- synchronization signal
- synchronizing signal
- noise
- horizontal synchronizing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000002131 composite material Substances 0.000 abstract description 27
- 238000007493 shaping process Methods 0.000 abstract description 9
- 238000000926 separation method Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 4
- 230000000630 rising effect Effects 0.000 description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
Landscapes
- Synchronizing For Television (AREA)
Abstract
Description
【発明の詳細な説明】
[産業上の利用分野]
本発明は、テレビジョン信号の複合同期信号より水平同
期信号を分離する水平同期信号分離回路に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a horizontal synchronization signal separation circuit that separates a horizontal synchronization signal from a composite synchronization signal of a television signal.
[発明の概要]
本発明は、入力された複合同期信号の立上りエツジを検
出して得られる、一定パルス幅の整形信号を通過又は阻
止するゲートと、このゲートの出力信号と内部水平同期
信号とを選択的に出力する水平同期信号切替器と、この
水平同期信号切替器の出力をトリガとして、整形信号の
立上り又は立下りエツジを計数してノイズの混合状態を
検出する計数器と、この計数器の出力に基づいて、ゲー
トの開閉および水平同期信号切替器の切替えを制御する
制御信号発生器とを備え、複合同期信号へのノイズの混
入に対処するものである。[Summary of the Invention] The present invention provides a gate that passes or blocks a shaped signal with a constant pulse width obtained by detecting the rising edge of an input composite synchronization signal, and an output signal of this gate and an internal horizontal synchronization signal. a horizontal synchronization signal switch that selectively outputs a horizontal synchronization signal switch; a counter that uses the output of the horizontal synchronization signal switch as a trigger to count rising or falling edges of the shaping signal to detect a mixed state of noise; The control signal generator controls the opening/closing of the gate and the switching of the horizontal synchronization signal switch based on the output of the synchronization signal, thereby dealing with the mixing of noise into the composite synchronization signal.
[従来の技術]
従来のこの種の水平同期信号分離回路として、例えば、
特開平1−55775号公報記載のように、複合同期信
号を波形整形回路で波形整形して整形信号として出力し
、その出力信号をゲートに通して水平同期信号を得るも
のが知られている。[Prior Art] As a conventional horizontal synchronization signal separation circuit of this type, for example,
As described in Japanese Unexamined Patent Publication No. 1-55775, it is known that a composite synchronizing signal is waveform-shaped by a waveform shaping circuit, outputted as a shaped signal, and the output signal is passed through a gate to obtain a horizontal synchronizing signal.
[発明が解決しようとする課題]
このような従来の水平同期信号分離回路では、複合同期
信号にノイズが混入した場合の対処がなされていないの
で、複合同期信号にノイズが混入すると正常な同期信号
が得られなくなり、誤動作するというI¥1!題があっ
た。[Problems to be Solved by the Invention] In such conventional horizontal synchronization signal separation circuits, no countermeasures are taken when noise is mixed into the composite synchronization signal, so if noise is mixed into the composite synchronization signal, the normal synchronization signal is I ¥1! There was a problem.
[発明の目的]
本発明の目的は、複合同期信号にノイズが混入しても正
常な同期信号を得ることができる水平同期信号分離回路
を提供することにある。[Object of the Invention] An object of the present invention is to provide a horizontal synchronization signal separation circuit that can obtain a normal synchronization signal even if noise is mixed into the composite synchronization signal.
[課題を解決するための手段]
このような目的を達成するために、本発明は、水平同期
信号分離回路にノイズ検出手段を付加することにより、
複合同期信号にノイズが混入した場合、直ちに複合同期
信号から分離した水平同期信号の出力を停止し、内部水
平同期信号に切り替えることに特徴がある。[Means for Solving the Problem] In order to achieve such an object, the present invention adds a noise detection means to the horizontal synchronization signal separation circuit, thereby achieving the following:
The feature is that when noise is mixed into the composite synchronization signal, the output of the horizontal synchronization signal separated from the composite synchronization signal is immediately stopped, and the output is switched to the internal horizontal synchronization signal.
[作用]
本発明では、複合同期信号に混入したノイズを検出し、
ノイズがある場合は、内部水平同期信号に切り替えてい
るので、複合同期信号へのノイズ混入の有無に拘らず、
常に正常な水平同期信号を得ることができる。[Operation] In the present invention, noise mixed in the composite synchronization signal is detected,
If there is noise, it switches to the internal horizontal sync signal, so regardless of whether noise is mixed into the composite sync signal,
A normal horizontal synchronization signal can always be obtained.
[実施例] 以下、本発明の実施例を図面により詳細に説明する。[Example] Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.
第1図は、本発明による水平同期信号分離回路の一実施
例の構成図で、lOは複合同期信号の入力端子、11は
波形整形回路、12はカウンタ回路、13はゲート、1
4はゲート制御信号発生器、15は水平同期信号切替器
、16は内部水平同期信号発生器、17は水平同期信号
の出力端子である。FIG. 1 is a block diagram of an embodiment of a horizontal synchronization signal separation circuit according to the present invention, in which lO is an input terminal for a composite synchronization signal, 11 is a waveform shaping circuit, 12 is a counter circuit, 13 is a gate, and 1
4 is a gate control signal generator, 15 is a horizontal synchronizing signal switch, 16 is an internal horizontal synchronizing signal generator, and 17 is an output terminal for the horizontal synchronizing signal.
第2図は第1図の各部の信号波形図である。FIG. 2 is a signal waveform diagram of each part of FIG. 1.
第1図の入力端子lOに第2図(a)に示す複合同期信
号が入力されると、その信号は波形整形回路11により
、第2図(b)に示す信号に整形される(以下、この信
号を整形信号と呼ぶ)、この波形整形回路11は、入力
信号の立上りエツジを検出し、所定パルス幅のパルスを
出力するものである。When the composite synchronization signal shown in FIG. 2(a) is input to the input terminal lO in FIG. 1, the signal is shaped by the waveform shaping circuit 11 into the signal shown in FIG. 2(b) (hereinafter referred to as This signal is called a shaping signal), and this waveform shaping circuit 11 detects the rising edge of the input signal and outputs a pulse with a predetermined pulse width.
次に、この整形信号を、カウンタ回路12に入力する。Next, this shaped signal is input to the counter circuit 12.
このカウンタ回路12は、複合同期信号にノイズが混入
しているかどうかの検出を行うもので、第2図(e)に
示す水平同期信号をトリガとして計数を行う、この水平
同期信号は、水平同期信号切替器15の出力である。This counter circuit 12 detects whether or not noise is mixed in the composite synchronization signal, and performs counting using the horizontal synchronization signal shown in FIG. 2(e) as a trigger. This is the output of the signal switch 15.
この水平同期信号切替器15では、複合同期信号より分
離された外部水平同期信号、すなわち、ゲート13を通
した整形信号および内部水平同期信号発生器16で作ら
れた内部水平同期信号を入力し、これらの信号のいずれ
かを選択し出力する。This horizontal synchronization signal switch 15 inputs an external horizontal synchronization signal separated from the composite synchronization signal, that is, a shaped signal passed through the gate 13 and an internal horizontal synchronization signal generated by the internal horizontal synchronization signal generator 16, Select and output one of these signals.
この切替制御をゲート制御信号発生器14の出力で行う
。This switching control is performed using the output of the gate control signal generator 14.
なお、内部水平同期信号発生816では、外部水平同期
信号に常に同期した水平同期信号を発生する。そして、
第2図(e)に示すように、信号の立下りエツジから期
間t、の間、計数を行い、カウント値1以上の場合をノ
イズ有り、カウント値0の場合をノイズ無しとし、その
情報をゲート制御信号発生器14に入力する。この情報
を基にゲート制御信号発生器14は、第2図(f)。Note that the internal horizontal synchronization signal generation 816 generates a horizontal synchronization signal that is always synchronized with the external horizontal synchronization signal. and,
As shown in Fig. 2(e), counting is performed during period t from the falling edge of the signal, and if the count value is 1 or more, there is noise, and if the count value is 0, there is no noise. The signal is input to the gate control signal generator 14. Based on this information, the gate control signal generator 14 operates as shown in FIG. 2(f).
(g)、 (h)に示す3種類の制御を選択し、ゲー
ト13の開閉、水平同期信号切替器15の切替の制御を
行う。The three types of control shown in (g) and (h) are selected to control the opening and closing of the gate 13 and the switching of the horizontal synchronization signal switch 15.
第3図は、これらの制御パターンを示すフローチャート
である。FIG. 3 is a flowchart showing these control patterns.
(1)ノイズ無しの場合(ノイズの無い複合同期信号が
入力された場合)
第2図(f)に示すように、期間℃、の間の計数後、期
間t、の間、ゲート13を閉じる。これにより、破線で
示す垂直同期信号成分を除き、外部水平同期信号を得る
。その後、期間t、の間、ゲート13を開き、水平同期
信号切替器15よりの出力信号を待つ、この場合、外部
水平同期信号が出力される。ここで、期間し、は、次の
外部水平同期信号の立下りエツジが検出されるまで続く
が、これにより、複合同期信号の同期がずれた場合にも
、常に複合同期信号に同期した水平同期信号が得られる
。(1) When there is no noise (when a noise-free composite synchronization signal is input) As shown in Fig. 2(f), after counting during the period ℃, the gate 13 is closed during the period t. . As a result, an external horizontal synchronization signal is obtained by excluding the vertical synchronization signal component shown by the broken line. Thereafter, the gate 13 is opened for a period t, and an output signal from the horizontal synchronization signal switch 15 is waited for. In this case, an external horizontal synchronization signal is output. Here, period , continues until the next falling edge of the external horizontal sync signal is detected, but this ensures that the horizontal synchronization is always synchronized to the composite sync signal even if the composite sync signal is out of synchronization. I get a signal.
(2)ノイズ有りの場合(複合同期信号にノイズが混入
した場合)
第2図(c)に示すように、複合同期信号にノイズが混
入した場合、波形整形回路11により第2図(d)に示
すように整形されるが、その一部の波形を拡大したもの
を、第2図(g)として示す。(2) When there is noise (when noise is mixed into the composite sync signal) As shown in FIG. 2(c), when noise is mixed into the composite sync signal, the waveform shaping circuit 11 generates the signal as shown in FIG. 2(d). The waveform is shaped as shown in FIG. 2(g), and an enlarged view of a part of the waveform is shown in FIG. 2(g).
まず、期間t の間、計数を行うが、この時、カウント
値は1以上となるので、ノイズ有りと判断し、期間し、
の間、ゲート13を閉じ、水平同期信号切替器15の出
力を内部水平同期信号に切替える。この場合、期間L4
は、内部水平同期信号の立下りエツジが検出されるまで
続く。First, counting is performed for a period t, but at this time, since the count value is 1 or more, it is determined that there is noise, and the period is
During this period, the gate 13 is closed and the output of the horizontal synchronization signal switch 15 is switched to the internal horizontal synchronization signal. In this case, period L4
continues until a falling edge of the internal horizontal sync signal is detected.
(3)ノイズが有りから無しになった場合(複合同期信
号のノイズが消えた場合)
ノイズ有りの状態からノイズ無しの状態に変化したとき
は、その変化したlサイクルに限り、第2図(h)に示
すように、期間t1の間の計数後、水平同期信号切替器
15の出力を外部水平同期信号に切替え、期間t、の間
、ゲート13を開く。(3) When noise changes from presence to absence (when noise in the composite synchronization signal disappears) When the state changes from the state with noise to the state without noise, only for the l cycle in which the change occurred, as shown in Figure 2 ( As shown in h), after counting during the period t1, the output of the horizontal synchronizing signal switch 15 is switched to the external horizontal synchronizing signal, and the gate 13 is opened during the period t.
これは、ノイズの無くなった正常な外部水平同期信号の
最初の信号を捕らえるためであり、期間し、の間のゲー
ト開放は、最初の正常な外部水平同期信号の立下りエツ
ジが検出されるまで続く。This is to capture the first signal of a normal external horizontal sync signal with no noise, and the gate is opened for a period of time until the falling edge of the first normal external horizontal sync signal is detected. Continue.
以上の制御により、水平同期信号切替器15から、複合
同期信号の状態に応じた水平同期信号、すなわち、外部
水平同期信号あるいは内部水平同期信号が得られ、水平
同期信号出力端子17へ出力される。Through the above control, a horizontal synchronization signal corresponding to the state of the composite synchronization signal, that is, an external horizontal synchronization signal or an internal horizontal synchronization signal, is obtained from the horizontal synchronization signal switch 15 and output to the horizontal synchronization signal output terminal 17. .
[発明の効果コ
以上述べたように、本発明によれば、複合同期信号にノ
イズが混入したとき、すぐに内部水平同期信号に切替え
ることが可能となり、常に正常な同期分離が行え、この
ため誤動作が起きないので、特に回路動作が同期信号に
依存する回路ではその効果は大である。[Effects of the Invention] As described above, according to the present invention, when noise is mixed into the composite synchronization signal, it is possible to immediately switch to the internal horizontal synchronization signal, and normal synchronization separation can always be performed. Since malfunctions do not occur, this is particularly effective in circuits whose circuit operations depend on synchronization signals.
第1図は本発明による水平同期信号分離回路の一実施例
の構成図、第213!7は第1図の各部の信号を示す波
形図、第3図はゲート制御を示すフローチャートである
。
10・・・・・・・・・複合同期信号入力端子、11・
・・・・・・・・波形整形回路、12・・・・・・・・
・カウンタ回路、13・・・・・・・・・ゲート、14
・・・・・・・・・ゲート制御信号発生回路、15・・
・・・・・・・水平同期信号切替器、16・・・・・・
・・・内部水平同期信号発生器、17・・・・・・・・
・水平同期信号出力端子。
第3図FIG. 1 is a block diagram of an embodiment of the horizontal synchronizing signal separation circuit according to the present invention, FIG. 213!7 is a waveform diagram showing signals of each part in FIG. 1, and FIG. 3 is a flow chart showing gate control. 10...Composite synchronization signal input terminal, 11.
......Waveform shaping circuit, 12...
・Counter circuit, 13...Gate, 14
......Gate control signal generation circuit, 15...
......Horizontal synchronization signal switch, 16...
...Internal horizontal synchronization signal generator, 17...
・Horizontal synchronization signal output terminal. Figure 3
Claims (1)
パルス幅の整形信号を出力する波形整形回路と、該波形
整形回路の出力を通過又は阻止するゲートと、内部水平
同期信号を発生する水平同期信号発生器と、上記ゲート
の出力信号と内部水平同期信号とを選択的に出力する水
平同期信号切替器と、該水平同期信号切替器の出力をト
リガとして、上記整形信号の立上り又は立下りエッジを
計数する計数手段と、該計数手段の出力に基づいて、上
記ゲートの開閉および上記水平同期信号切替器の切替え
を制御する制御信号発生器とからなることを特徴とする
水平同期信号分離回路。A waveform shaping circuit that detects the rising edge of an input composite synchronization signal and outputs a shaped signal with a predetermined pulse width, a gate that passes or blocks the output of the waveform shaping circuit, and a horizontal synchronization circuit that generates an internal horizontal synchronization signal. a signal generator; a horizontal synchronization signal switch that selectively outputs the output signal of the gate and the internal horizontal synchronization signal; and a rising or falling edge of the shaping signal using the output of the horizontal synchronization signal switch as a trigger. 1. A horizontal synchronizing signal separation circuit comprising a counting means for counting, and a control signal generator for controlling opening/closing of the gate and switching of the horizontal synchronizing signal switch based on the output of the counting means.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15348790A JPH0444469A (en) | 1990-06-12 | 1990-06-12 | Horizontal synchronizing signal separator circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15348790A JPH0444469A (en) | 1990-06-12 | 1990-06-12 | Horizontal synchronizing signal separator circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0444469A true JPH0444469A (en) | 1992-02-14 |
Family
ID=15563647
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15348790A Pending JPH0444469A (en) | 1990-06-12 | 1990-06-12 | Horizontal synchronizing signal separator circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0444469A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5315387A (en) * | 1992-01-27 | 1994-05-24 | Mitsubishi Denki Kabushiki Kaisha | Horizontal synchronization circuit |
-
1990
- 1990-06-12 JP JP15348790A patent/JPH0444469A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5315387A (en) * | 1992-01-27 | 1994-05-24 | Mitsubishi Denki Kabushiki Kaisha | Horizontal synchronization circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6188445B1 (en) | Luminance signal and chrominance signal correlation detection and separation circuit | |
| US4897723A (en) | Circuitry for and method of generating vertical drive pulse in video signal receiver | |
| JPH0444469A (en) | Horizontal synchronizing signal separator circuit | |
| JP3509379B2 (en) | 2-line YC separator | |
| KR100234312B1 (en) | Method and apparatus for detecting high accuracy sync. signal | |
| JP3503442B2 (en) | 2-line YC separator | |
| JPH0510463Y2 (en) | ||
| EP0242917B1 (en) | Television synchronising signal pattern correction circuit | |
| JP3399167B2 (en) | 2-line YC separation circuit | |
| KR940027591A (en) | SECAM chroma processing circuit and frequency automatic adjustment circuit | |
| KR100224709B1 (en) | Synchronizing signal detecting curcuit | |
| JPH03195184A (en) | Signal switching device | |
| JPH0685586B2 (en) | Signal processing device in digital correlation display and color television receiver | |
| SU1494204A2 (en) | Digital frequency-phase discriminator | |
| JPH05227483A (en) | Screen display device | |
| JPS58106970A (en) | Multisystem color television receiver | |
| JP2000244766A (en) | Synchronization detection circuit | |
| JPH04119720A (en) | Pulse separation circuit | |
| JP2001095011A (en) | YC separation device | |
| JPH0746442A (en) | Clamp pulse generating circuit | |
| JPH0540916U (en) | Processor | |
| JPH0779446A (en) | Comb-line filter | |
| JPS6165668A (en) | Synchronizing separator circuit | |
| KR19980031543A (en) | Automatic Method of Color Signal Processing in VSI Playback | |
| JPH05336536A (en) | Color edge detecting device |