JPH0452978B2 - - Google Patents
Info
- Publication number
- JPH0452978B2 JPH0452978B2 JP60247759A JP24775985A JPH0452978B2 JP H0452978 B2 JPH0452978 B2 JP H0452978B2 JP 60247759 A JP60247759 A JP 60247759A JP 24775985 A JP24775985 A JP 24775985A JP H0452978 B2 JPH0452978 B2 JP H0452978B2
- Authority
- JP
- Japan
- Prior art keywords
- central processing
- processing unit
- buffer invalidation
- buffer
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60247759A JPS62107351A (ja) | 1985-11-05 | 1985-11-05 | 主記憶書込順序制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60247759A JPS62107351A (ja) | 1985-11-05 | 1985-11-05 | 主記憶書込順序制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62107351A JPS62107351A (ja) | 1987-05-18 |
| JPH0452978B2 true JPH0452978B2 (fr) | 1992-08-25 |
Family
ID=17168238
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60247759A Granted JPS62107351A (ja) | 1985-11-05 | 1985-11-05 | 主記憶書込順序制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62107351A (fr) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007099614A1 (fr) * | 2006-02-28 | 2007-09-07 | Fujitsu Limited | Contrôleur système et méthode de contrôle de cache |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5420295B2 (fr) * | 1973-12-24 | 1979-07-21 | ||
| JPS605359A (ja) * | 1983-06-23 | 1985-01-11 | Fujitsu Ltd | バツフア記憶装置制御方式 |
-
1985
- 1985-11-05 JP JP60247759A patent/JPS62107351A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62107351A (ja) | 1987-05-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0258736B1 (fr) | Calculateur parallèle à mémoires partagées distribuées et circuits partagés pour activer des tâches | |
| US4481573A (en) | Shared virtual address translation unit for a multiprocessor system | |
| JPH076115A (ja) | データ処理システムのソフトウェアユーザによるハードウェアデータ移動機能の制御方法、プロセッサ間の操作の同期化方法、及び複数の装置制御ブロックの付与方法 | |
| US5696939A (en) | Apparatus and method using a semaphore buffer for semaphore instructions | |
| JP3027843B2 (ja) | バススヌ−プ方法 | |
| JP4019073B2 (ja) | キャッシュ可能なｄｍａ | |
| US4864533A (en) | Data transfer control unit permitting data access to memory prior to completion of data transfer | |
| EP0220990B1 (fr) | Système de commande de mémoire tampon | |
| EP0550976B1 (fr) | Dispositif d'accès en mémoire utilisant un pipeline d'adresses | |
| JPS62107351A (ja) | 主記憶書込順序制御方式 | |
| JP2637320B2 (ja) | バッファ記憶制御方式 | |
| JP3205989B2 (ja) | 情報処理システム | |
| US5717891A (en) | Digital signal processor with caching of instructions that produce a memory conflict | |
| JPS615357A (ja) | デ−タ処理装置 | |
| JPS6227837A (ja) | 主記憶アクセス方式 | |
| JP3078304B2 (ja) | 情報処理装置 | |
| JPS62288949A (ja) | シリアライズ命令制御装置 | |
| JPH0211931B2 (fr) | ||
| JPS6046454B2 (ja) | 情報転送装置 | |
| JPH0415496B2 (fr) | ||
| JPS59173864A (ja) | 主記憶制御方式 | |
| JP2656558B2 (ja) | キャッシュメモリ制御回路 | |
| JPS60123944A (ja) | 情報処理装置におけるバツフアメモリ制御方式 | |
| JPS61289464A (ja) | スカラ演算処理装置 | |
| JPH10320278A (ja) | メモリコントローラ及びコンピュータシステム |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |