JPH0456449B2 - - Google Patents
Info
- Publication number
- JPH0456449B2 JPH0456449B2 JP58226655A JP22665583A JPH0456449B2 JP H0456449 B2 JPH0456449 B2 JP H0456449B2 JP 58226655 A JP58226655 A JP 58226655A JP 22665583 A JP22665583 A JP 22665583A JP H0456449 B2 JPH0456449 B2 JP H0456449B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- metal mesh
- film forming
- grid
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
- H10P14/3411—Silicon, silicon germanium or germanium
Landscapes
- Photovoltaic Devices (AREA)
Description
〔発明の技術分野〕
本発明は、ガスのグロー放電分解などにより被
成膜体上に非晶質シリコン膜などを成膜する成膜
方法の改良に関する。
〔発明の技術的背景とその問題点〕
近年、ガスのグロー放電分解などにより基板等
の被成膜体上に膜を形成するいわゆるプラズマ
CVD成膜方法は、太陽電池、薄膜トランジスタ、
密着型イメージセンサ、電子写真感光体等の光電
変換デバイズ、電子デバイス等の応用を目的とし
た非晶質シリコンを始めとして、非晶質炭化シリ
コン、非晶質窒化シリコン等の成膜に多く用いら
れている。
これらの膜の形成に要求される事柄は、均一な
大面積膜、良好な光・電気特性、高速成膜などで
ある。
第1図は従来の成膜方法を適用したプラズマ
CVD膜形成装置の概略を示し、この装置は基本
的に反応容器1、原料ガス供給装置2、排気装置
3および放電用電源4より構成されている。ま
た、反応容器1の反応室5内の下部には加熱手段
6を内蔵した支持台7が設置されているとともに
この支持台7と対向する上方位置には反応容器1
の壁と絶縁物8を介して電気的に絶縁された電極
9が設置されている。
上記支持台7上には被成膜体である導電性基板
(以後単に基板という)10が置かれており、こ
の基板10は支持台7に内蔵された上記加熱手段
6によつて加熱されるようになつている。
また、上記電極9は放電用電源4の出力部に接
続され、支持台7は反応容器1と電気的に接続さ
れ接地電位となつている。
一方、原料ガス供給装置2より流量を制御され
た状態で供給された原料ガス11はガス導入口1
2を通り、反応室5内に導入され、ガス排出口1
3を経て、排気装置3により反応室内の圧力が一
定になるように保たれた状態で排気される。
この状態で放電用電源4によつて電極9に電圧
を印加することにより反応室5内にプラズマが生
起され、加熱された基板10上に成膜がなされ
る。ここで放電用電源4の周波数は直流からラジ
オ波の高周波まで可能である。
しかしながら、この装置による成膜では、プラ
ズマ陽光柱が基板10の近傍に存在せず反応室5
内全体に拡散するため放電電力の増加等を行なつ
ても基板10近傍のプラズマ密度が増大しないた
め成膜速度の飛躍的上昇は望めないといつた問題
があつた。
そこで、近時、本発明者らによつて第2図に示
すように上記第1図に示される装置に一部改良を
加え、成膜速度の大幅な上昇が可能となるものが
開発された。加えられた改良点は、支持台7及び
電極9を含む空間を原料ガスが流通し、かつプラ
ズマの障壁となり得る物質14で囲んだことにあ
る。この物質14にはたとえばステンレス等の金
属メツシユや絶縁性多孔室物質等が用いられ、金
属メツシユの場合、接地電位が望ましく、電極9
とはダークスペースシールドを可能とする距離を
隔てて対向させる。この改良によりプラズマを支
持台7と電極9との間に集中させ、かつ必要量の
原料ガスを過不足なく、プラズマ空間に補給する
ことができ、欠陥が少なく同時に従来より成膜速
度を大幅に増大した状態での成膜が可能となつ
た。
しかしながら、プラズマを支持台7と電極9と
の間に集中させたことにより、プラズマのアノー
ドすなわち被成膜体である基板10近傍でプラズ
マ電位による電位勾配が生じることとなり、プラ
ズマ中の正に帯電したイオン種が基板10に向け
て加速される。このため、基板10が成膜中にお
いてイオン衝撃を受け、膜中に欠陥を生じ易い構
造となつている。
一方、膜の形成に要求される事柄は、前述した
ように均一な大面積膜、良好な光・電気特性、高
速成膜などである。また、これらの膜のうち非晶
質シリコンを太陽電池等のデバイスに使用する場
合は電気的特性、時に光生成キヤリヤの移動度、
寿命がデバイズの性能を大きく左右するため、こ
れらの高い特性が要求される。
しかしながら、一般に高速成膜を追求すると膜
中の欠陥密度が増加するため光キヤリヤの高い走
行性を維持して高速成膜を達成することは非常に
困難であつた。
〔発明の目的〕
本発明は、上記事情にもとづきなされたもの
で、その目的とするところは、良好な光・電気的
特性をもつた膜を高速で成膜することができる成
膜方法を提供しようとするものである。
〔発明の概要〕
本発明は、上記目的を達成すべく電極と被成膜
体を収容する反応室内に原料ガスを導入し、上記
電極と上記被成膜体を支持する部分の間に電界を
印加することによりプラズマを生起させ、上記被
成膜体上に膜を形成する成膜方法において、少な
くとも上記被成膜体と電極とを含む領域を原料ガ
スが流通し、かつプラズマの障壁となり得る物質
で囲み、さらに、上記領域内の被成膜体の近傍に
被成膜体へのイオン衝撃を抑制するグリツドを設
けて成膜するもので、上記グリツドにより被成膜
体近傍の電位勾配を零または負にし、被成膜体へ
のイオン種の加速すなわちイオン衝撃を抑制し、
高速成膜状態を保持しながら膜中の欠陥を防止し
光・電気的特性を向上させるようにしたものであ
る。
〔発明の実施例〕
以下、本発明の一実施例を第3図および第4図
を参照して説明する。第3図は本発明の成膜方法
を実施し得るプラズマCVD膜形成装置の概略を
示し、支持台7及び電極9を含む空間を原料ガス
が流通し、かつプラズマの障壁となり得る金属メ
ツシユ等の物質14で囲み、さらにこの物質14
で囲まれた領域内の被成膜体としての基板10の
上方近傍に基板10の成膜面と実質的に平行に位
置するグリツド15を設置したものである。この
グリツド15は第4図で示すように基板10の同
電位の接地電位とした場合で、基板10とグリツ
ド15との間の電位勾配は第5図で示すように零
となつている。
しかして、グリツド15の配置により基板10
近傍の電位勾配が零となつて基板10へのイオン
種の加速すなわちイオン衝撃を抑制することがで
きる。したがつて、基板10の成膜面へのイオン
衝撃を抑え膜中の欠陥を減少させ光キヤリヤの走
行性能を上昇させることができる。なお、このと
き原料ガス11が流通し、かつプラズマの障壁と
なり得る物質14の存在により基板10近傍のプ
ラズマ密度が増大した状態となつており、十分満
足のいく成膜速度が維持されることになる。
なお、上述の一実施例において、グリツド15
を基板10と同電位の接地電位とし、基板10と
グリツド15間の電位勾配を零とするものについ
て説明したが、本発明はこれに限らず第6図およ
び第7図に示すようにグリツド15に電気的に負
のバイアスを印加し、基板10とグリツド15と
の間の電位勾配をグリツド15の無い場合に比べ
て逆とし、イオン衝撃を更に抑制するようにして
もよい。また、第8図および第9図に示すように
グリツド15を基板10の成膜面に対して垂直方
向に2枚配置するとともに電極側のグリツド15
に負のバイアスを印加し、基板側のグリツド15
が零電位となるようにし、イオン衝撃をさらに一
層抑制するようにしてもよい。
以上説明したように本発明によれば高速でかつ
光・電気的特性、特に光キヤリヤの走行性に優れ
た膜を成膜できる。
つぎに、詳細な具体例について説明する。前記
した各成膜装置を用いてa−Siの成膜を行なつ
た。基板10にはコーニング7059ガラス上に表面
タイプのNi−Crの電極を蒸着したものを用いた。
先ず、第1図に示すような原料ガスが流通し、か
つプラズマの障壁となり得る物質14としての金
属メツシユを全く用いない場合でこれを試料No.1
とする。次に、第2図に示すカソード及びアノー
ドを金属メツシユ14で覆つた場合でこれを試料
No.2とする。更に第3図に示すカソード及びアノ
ードを金属メツシユで覆い、同時に基板10すな
わちアノード近傍にグリツド15を配置した場合
で、これは第4図に示すようにグリツド15が接
地電位の場合と第6図に示すようにグリツド15
に負バイアスを与える場合と、第8図に示すよう
にグリツド15が2枚あり一方が接地電位、他方
が負バイアスの場合の三種について行ない、それ
ぞれ試料No.3、試料No.4、試料No.5とした。各々
の試料の成膜条件は、以下のものについては共通
とした。
使用原料ガス:SiH4 100c.c./min
高周波電源:13.56MHz 60W
反応圧力:0.75 Torr
基板温度:220℃
また、試料No.4及びNo.5において、負バイアス
を印加するグリツド15のバイアス電圧は、
30V、100V、200Vを用いた。
成膜後、各試料について定常電流において暗時
の比抵抗及びAM1相当の光照射を行なつた時の
比抵抗の測定を行なつた。この光照射時の比抵抗
は光生成キヤリヤの移動度、寿命の大小を決定す
る指標となる値である。表1に各試料の成膜速
度、暗時の比抵抗ρd)光照射時の比抵抗(ρp)
を示す。
[Technical Field of the Invention] The present invention relates to an improvement in a film-forming method for forming an amorphous silicon film or the like on a film-forming object by gas glow discharge decomposition or the like. [Technical background of the invention and its problems] In recent years, so-called plasma, which forms a film on a film-forming object such as a substrate, by glow discharge decomposition of gas, etc.
CVD deposition method is used for solar cells, thin film transistors,
It is often used to form films of amorphous silicon, amorphous silicon carbide, amorphous silicon nitride, etc. for applications in photoelectric conversion devices such as contact image sensors and electrophotographic photoreceptors, and electronic devices. It is being The requirements for forming these films include uniform large-area films, good optical and electrical properties, and high-speed film formation. Figure 1 shows the plasma produced using the conventional film-forming method.
The outline of the CVD film forming apparatus is shown, and this apparatus basically consists of a reaction vessel 1, a source gas supply device 2, an exhaust device 3, and a discharge power source 4. Further, a support stand 7 containing a built-in heating means 6 is installed at the lower part of the reaction chamber 5 of the reaction vessel 1, and at an upper position facing the support stand 7, the reaction vessel 1
An electrode 9 is installed which is electrically insulated through the wall and an insulator 8. A conductive substrate (hereinafter simply referred to as a substrate) 10, which is a film-forming object, is placed on the support table 7, and this substrate 10 is heated by the heating means 6 built into the support table 7. It's becoming like that. Further, the electrode 9 is connected to the output part of the discharge power source 4, and the support base 7 is electrically connected to the reaction vessel 1 and has a ground potential. On the other hand, the raw material gas 11 supplied with a controlled flow rate from the raw material gas supply device 2 is supplied to the gas inlet 1
2 into the reaction chamber 5, and the gas is introduced into the reaction chamber 5 through the gas outlet 1.
3, the reaction chamber is evacuated by an exhaust device 3 while the pressure inside the reaction chamber is kept constant. In this state, by applying a voltage to the electrode 9 by the discharge power source 4, plasma is generated in the reaction chamber 5, and a film is formed on the heated substrate 10. Here, the frequency of the discharge power source 4 can range from direct current to high frequency radio waves. However, in film formation using this apparatus, the plasma positive column does not exist near the substrate 10 and the reaction chamber 5
There was a problem in that the plasma density in the vicinity of the substrate 10 did not increase even if the discharge power was increased because the plasma was diffused throughout the interior of the substrate, so a dramatic increase in the film forming rate could not be expected. Therefore, the inventors of the present invention have recently developed an apparatus as shown in Fig. 2, which makes it possible to significantly increase the film formation rate by partially improving the apparatus shown in Fig. 1 above. . The added improvement is that the space containing the support base 7 and the electrodes 9 is surrounded by a material 14 through which source gas flows and which can serve as a plasma barrier. For example, a metal mesh such as stainless steel or an insulating porous material is used as the material 14. In the case of a metal mesh, it is preferable to use a ground potential, and the electrode 9
and face each other at a distance that allows for Dark Space Shield. This improvement makes it possible to concentrate the plasma between the support base 7 and the electrode 9, and to supply the necessary amount of raw material gas to the plasma space without too much or too little, resulting in fewer defects and at the same time significantly increasing the film formation speed compared to the conventional method. It became possible to form a film in an increased state. However, by concentrating the plasma between the support base 7 and the electrode 9, a potential gradient due to the plasma potential is generated near the plasma anode, that is, the substrate 10, which is the object to be film-formed, and the plasma is positively charged. The ion species are accelerated toward the substrate 10. For this reason, the structure is such that the substrate 10 is subjected to ion bombardment during film formation, and defects are likely to occur in the film. On the other hand, as mentioned above, the requirements for film formation include a uniform large area film, good optical and electrical properties, and high speed film formation. Among these films, when amorphous silicon is used in devices such as solar cells, electrical properties, sometimes the mobility of photogenerated carriers,
These high characteristics are required because the lifespan greatly affects the performance of devices. However, in general, when high-speed film formation is pursued, the defect density in the film increases, so it has been extremely difficult to achieve high-speed film formation while maintaining high running properties of the optical carrier. [Object of the Invention] The present invention was made based on the above circumstances, and its purpose is to provide a film forming method that can form a film having good optical and electrical properties at high speed. This is what I am trying to do. [Summary of the Invention] In order to achieve the above object, the present invention introduces a source gas into a reaction chamber that accommodates an electrode and an object to be film-formed, and creates an electric field between the electrode and a portion that supports the object to be film-formed. In a film forming method in which plasma is generated by applying a plasma to form a film on the object to be film-formed, a source gas flows through at least a region including the object to be film-formed and an electrode, and can act as a barrier to the plasma. The film is formed by surrounding the film with a substance and further providing a grid near the film-forming object in the above region to suppress ion bombardment to the film-forming object.The grid reduces the potential gradient near the film-forming object. Set it to zero or negative to suppress the acceleration of ion species, that is, ion bombardment, to the object to be coated,
It is designed to prevent defects in the film and improve optical and electrical characteristics while maintaining high-speed film formation. [Embodiment of the Invention] An embodiment of the present invention will be described below with reference to FIGS. 3 and 4. FIG. 3 schematically shows a plasma CVD film forming apparatus capable of carrying out the film forming method of the present invention, in which raw material gas flows through a space including a support 7 and an electrode 9, and a metal mesh or the like that can act as a barrier to plasma is provided. Surrounded by substance 14, and further this substance 14
A grid 15 located substantially parallel to the film-forming surface of the substrate 10 is installed near the upper side of the substrate 10 as a film-forming object in the area surrounded by . As shown in FIG. 4, this grid 15 is at the same ground potential as the substrate 10, and the potential gradient between the substrate 10 and the grid 15 is zero as shown in FIG. Therefore, due to the arrangement of the grid 15, the substrate 10
Since the potential gradient in the vicinity becomes zero, acceleration of the ion species, that is, ion bombardment towards the substrate 10 can be suppressed. Therefore, it is possible to suppress ion bombardment on the film-forming surface of the substrate 10, reduce defects in the film, and improve the running performance of the optical carrier. At this time, the plasma density near the substrate 10 is increased due to the flow of the raw material gas 11 and the presence of the substance 14 that can act as a plasma barrier, so that a sufficiently satisfactory film formation rate can be maintained. Become. In addition, in the above-mentioned embodiment, the grid 15
In the above description, the ground potential is the same as that of the substrate 10, and the potential gradient between the substrate 10 and the grid 15 is zero. However, the present invention is not limited to this, and as shown in FIGS. A negative electrical bias may be applied to the substrate 10 to reverse the potential gradient between the substrate 10 and the grid 15 compared to the case without the grid 15, thereby further suppressing ion bombardment. Further, as shown in FIGS. 8 and 9, two grids 15 are arranged perpendicularly to the film-forming surface of the substrate 10, and the grids 15 on the electrode side
A negative bias is applied to the grid 15 on the substrate side.
may be set to zero potential to further suppress ion bombardment. As explained above, according to the present invention, a film can be formed at high speed and with excellent optical and electrical properties, especially optical carrier running properties. Next, a detailed example will be explained. A-Si films were formed using each of the film forming apparatuses described above. The substrate 10 used was Corning 7059 glass with surface-type Ni-Cr electrodes deposited on it.
First, as shown in FIG. 1, sample No. 1 was prepared in the case where the source gas flows and no metal mesh is used as the material 14 that can act as a plasma barrier.
shall be. Next, the cathode and anode shown in FIG. 2 are covered with a metal mesh 14, and this is used as a sample.
Set it as No.2. Furthermore, there is a case where the cathode and anode shown in FIG. 3 are covered with a metal mesh and at the same time a grid 15 is placed near the substrate 10, that is, the anode, and this is the case where the grid 15 is at ground potential as shown in FIG. Grid 15 as shown in
The tests were conducted on three types: one in which a negative bias is applied to the grid, and the other in which there are two grids 15, one of which is at ground potential and the other is a negative bias, as shown in Figure 8. Sample No. 3, Sample No. 4, and Sample No. It was set as .5. The following film forming conditions for each sample were common. Raw material gas used: SiH 4 100c.c./min High frequency power supply: 13.56MHz 60W Reaction pressure: 0.75 Torr Substrate temperature: 220°C Also, in samples No. 4 and No. 5, the bias voltage of grid 15 that applies negative bias teeth,
30V, 100V, and 200V were used. After film formation, the specific resistance of each sample was measured at a steady current in the dark and when irradiated with light equivalent to AM1. This specific resistance during light irradiation is a value that serves as an index for determining the mobility and lifetime of the photogenerated carrier. Table 1 shows the film formation speed of each sample, specific resistance in the dark (ρd), specific resistance in the light irradiation (ρp)
shows.
【表】【table】
本発明は、以上説明したように、電極と被成膜
体を収容する反応室内に原料ガスを導入し、上記
電極と上記被成膜体を支持する部分の間に電界を
印加することによりプラズマを生起させ、上記被
成膜体上に膜を形成する成膜方法において、少な
くとも上記被成膜体と電極とを含む領域を原料ガ
スが流通し、かつプラズマの障壁となり得る物質
で囲み、さらに上記領域内の被成膜体の近傍に被
成膜体へのイオン衝撃を抑制するグリツドを設け
て成膜することを特徴とする成膜方法にある。し
たがつて、良好な光・電気的特性をもつた膜を高
速で成膜することができる成膜方法を提供できる
といつた効果を奏する。
As explained above, the present invention introduces a raw material gas into a reaction chamber that accommodates an electrode and an object to be film-formed, and applies an electric field between the electrode and the part that supports the object to be film-formed to generate a plasma. In the film forming method for forming a film on the object to be film-formed, the region including at least the object to be film-formed and the electrode is surrounded by a material through which a source gas flows and can act as a barrier to plasma, and further The film forming method is characterized in that a grid is provided near the object to be film-formed in the above region to suppress ion bombardment to the object to be film-formed. Therefore, it is possible to provide a film forming method that can form a film having good optical and electrical characteristics at high speed.
第1図は従来における膜形成装置の概略的構成
図、第2図は従来装置を改良した先行技術例であ
る膜形成装置の概略的構成図、第3図は本発明を
実施し得る膜形成装置の一実施例を示す概略的構
成図、第4図は同実施例におけるグリツドの電気
的接続状態を模式的に示す図、第5図は同じくプ
ラズマ中の電極から基板までの間の電位分布を示
す説明図、第6図および第7図は本発明を適用し
得る第1の他の実施例を示すもので第6図はグリ
ツドの電気的接続状態を模式的に示す図、第7図
はプラズマ中の電極から基板までの間の電位分布
の示す説明図、第8図および第9図は本発明を適
用し得る第2の他の実施例を示すもので、第8図
はグリツドの電気的接続状態を模式的に示す図、
第9図はプラズマ中の電極から基板までの間の電
位分布を示す説明図である。
5……反応室、7……支持台、9……電極、1
1……原料ガス、14……金属メツシユ等の物
質、15……グリツド。
FIG. 1 is a schematic diagram of a conventional film forming apparatus, FIG. 2 is a schematic diagram of a film forming apparatus which is an example of a prior art improved version of the conventional apparatus, and FIG. 3 is a diagram of a film forming apparatus capable of implementing the present invention. A schematic configuration diagram showing one embodiment of the device, FIG. 4 is a diagram schematically showing the electrical connection state of the grid in the same embodiment, and FIG. 5 is a diagram showing the potential distribution between the electrode and the substrate in the plasma. FIG. 6 and FIG. 7 are explanatory diagrams showing a first other embodiment to which the present invention can be applied. FIG. 6 is a diagram schematically showing the electrical connection state of the grid, and FIG. 8 is an explanatory diagram showing the potential distribution between the electrode and the substrate in plasma, and FIGS. 8 and 9 show a second other embodiment to which the present invention can be applied. FIG. A diagram schematically showing an electrical connection state,
FIG. 9 is an explanatory diagram showing the potential distribution between the electrode and the substrate in plasma. 5...Reaction chamber, 7...Support stand, 9...Electrode, 1
1... Raw material gas, 14... Substance such as metal mesh, 15... Grid.
Claims (1)
を網目を介して原料ガスの流通が可能でかつプラ
ズマの障壁となり得る電気的に接地された筒状の
金属メツシユで囲繞したものを含む減圧状態の反
応室内において、前記金属メツシユ内の上記空間
領域および上記金属メツシユの周囲の領域とに原
料ガスを流通させることにより必要量の原料ガス
を前記網目を介して金属メツシユの内側に導入す
るガス導入工程と、 このガス導入工程と共に、前記電極と前記被成
膜体との間の領域にプラズマを生起させ、前記被
成膜体上に前記原料ガスに含まれる原子を含む膜
を成膜する成膜工程と、 この成膜工程の実行時に、前記金属メツシユ内
の前記電極と前記被成膜体との間に設けられた前
記グリツドに電位勾配が負または零になるように
バイアス電圧を印加して被成膜体へのイオン衝撃
を抑制する工程と、 を有することを特徴とする成膜方法。 2 グリツドが、被成膜体の成膜面と実質的に平
行に位置する金属メツシユであることを特徴とす
る特許請求の範囲第1項記載の成膜方法。 3 グリツドを、被成膜体の成膜面に対して垂直
方向に複数配置したことを特徴とする特許請求の
範囲第1項記載の成膜方法。[Scope of Claims] 1. A space including the electrode, the object to be deposited, and the grid is surrounded by an electrically grounded cylindrical metal mesh that allows the flow of source gas through the mesh and can act as a plasma barrier. In a reaction chamber under reduced pressure containing a metal mesh, a necessary amount of raw material gas is passed through the mesh into the metal mesh by flowing the raw material gas through the space region within the metal mesh and the region around the metal mesh. a step of introducing a gas into the inner side; and a step of generating a plasma in a region between the electrode and the object to be film-formed together with this gas introduction step, and causing atoms contained in the source gas to be formed on the object to be film-formed. a film forming step of forming a film; and a step of forming a film so that a potential gradient becomes negative or zero on the grid provided between the electrode in the metal mesh and the object to be filmed during execution of this film forming step. A method for forming a film, comprising: applying a bias voltage to suppress ion bombardment on an object to be film-formed. 2. The film forming method according to claim 1, wherein the grid is a metal mesh located substantially parallel to the film forming surface of the film forming object. 3. The film forming method according to claim 1, wherein a plurality of grids are arranged in a direction perpendicular to the film forming surface of the film forming object.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58226655A JPS60117715A (en) | 1983-11-30 | 1983-11-30 | Forming method of film |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58226655A JPS60117715A (en) | 1983-11-30 | 1983-11-30 | Forming method of film |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60117715A JPS60117715A (en) | 1985-06-25 |
| JPH0456449B2 true JPH0456449B2 (en) | 1992-09-08 |
Family
ID=16848579
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58226655A Granted JPS60117715A (en) | 1983-11-30 | 1983-11-30 | Forming method of film |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60117715A (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0630850Y2 (en) * | 1989-04-25 | 1994-08-17 | 日本真空技術株式会社 | Plasma CVD equipment |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5698820A (en) * | 1980-01-09 | 1981-08-08 | Nec Corp | Preparation of amorphous semiconductor film |
| JPS56104433A (en) * | 1980-01-16 | 1981-08-20 | Energy Conversion Devices Inc | Amorphous semiconductor corresponding to crystalline semiconductor |
| JPS5766639A (en) * | 1980-10-09 | 1982-04-22 | Mitsubishi Electric Corp | Plasma etching device |
-
1983
- 1983-11-30 JP JP58226655A patent/JPS60117715A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60117715A (en) | 1985-06-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4465529A (en) | Method of producing semiconductor device | |
| US4173661A (en) | Method for depositing thin layers of materials by decomposing a gas to yield a plasma | |
| EP0717127A2 (en) | Plasma processing method and apparatus | |
| JPH0713947B2 (en) | Thin film transistor array manufacturing equipment | |
| JP3501668B2 (en) | Plasma CVD method and plasma CVD apparatus | |
| JP2582553B2 (en) | Functional deposition film forming apparatus by plasma CVD | |
| JPH0143449B2 (en) | ||
| JP3630831B2 (en) | Method for forming deposited film | |
| GB2148947A (en) | Method of depositing an amorphous semiconductor layer from a glow discharge | |
| JPH0456449B2 (en) | ||
| US4418645A (en) | Glow discharge apparatus with squirrel cage electrode | |
| US5718769A (en) | Plasma processing apparatus | |
| JPS5698820A (en) | Preparation of amorphous semiconductor film | |
| JPH0620038B2 (en) | Plasma gas phase reactor | |
| JP2648733B2 (en) | Semiconductor device | |
| JPH0622203B2 (en) | Amorphous semiconductor thin film generator | |
| KR100419383B1 (en) | Method for manufacturing p-i-n amorphous silicon solar cell | |
| JPH09256160A (en) | Plasma CVD apparatus and method for forming deposited film by plasma CVD | |
| JP2925310B2 (en) | Deposition film formation method | |
| JP2867150B2 (en) | Microwave plasma CVD equipment | |
| JPS61256625A (en) | Manufacture of thin film semiconductor element | |
| JP2609866B2 (en) | Microwave plasma CVD equipment | |
| JPS6063919A (en) | Surface treating device | |
| JPS6332863B2 (en) | ||
| JPS61189625A (en) | Formation of deposited film |