JPH0462U - - Google Patents

Info

Publication number
JPH0462U
JPH0462U JP4045190U JP4045190U JPH0462U JP H0462 U JPH0462 U JP H0462U JP 4045190 U JP4045190 U JP 4045190U JP 4045190 U JP4045190 U JP 4045190U JP H0462 U JPH0462 U JP H0462U
Authority
JP
Japan
Prior art keywords
circuit
signal
output
binary
processing circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4045190U
Other languages
English (en)
Other versions
JPH0751635Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP4045190U priority Critical patent/JPH0751635Y2/ja
Publication of JPH0462U publication Critical patent/JPH0462U/ja
Application granted granted Critical
Publication of JPH0751635Y2 publication Critical patent/JPH0751635Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【図面の簡単な説明】
第1図は本考案の原理構成を示す図、第2図は
本考案の実施例として第1図中の逐次処理回路の
構成を示す図、第3図は第2図の動作波形図、第
4図は従来の装置の構成を示す図、第5図は第4
図の動作波形図、第6図・第7図は第4図におけ
る異なる動作を示す図である。 1……アナログ信号入力端子、6……デコーダ
回路、8−1,8−2……複数の二値化回路、9
……逐次処理回路。

Claims (1)

  1. 【実用新案登録請求の範囲】 物体上に記録された信号を読取つたアナログ信
    号の印加される端子と、 該印加端子に並列接続され、二値化動作特性が
    互いに異なる二値化回路と、 各二値化回路の出力が印加され、それを逐次信
    号に変換する逐次処理回路と、 該逐次処理回路の出力をデコードするデコーダ
    回路とで構成すること を特徴とする二値化信号読取装置。
JP4045190U 1990-04-16 1990-04-16 二値化信号読取装置 Expired - Lifetime JPH0751635Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4045190U JPH0751635Y2 (ja) 1990-04-16 1990-04-16 二値化信号読取装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4045190U JPH0751635Y2 (ja) 1990-04-16 1990-04-16 二値化信号読取装置

Publications (2)

Publication Number Publication Date
JPH0462U true JPH0462U (ja) 1992-01-06
JPH0751635Y2 JPH0751635Y2 (ja) 1995-11-22

Family

ID=31550255

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4045190U Expired - Lifetime JPH0751635Y2 (ja) 1990-04-16 1990-04-16 二値化信号読取装置

Country Status (1)

Country Link
JP (1) JPH0751635Y2 (ja)

Also Published As

Publication number Publication date
JPH0751635Y2 (ja) 1995-11-22

Similar Documents

Publication Publication Date Title
JPS593617U (ja) 振幅制限回路
JPH0462U (ja)
JPS6032735U (ja) タイマ
JPS62169831U (ja)
JPS5834438U (ja) 波形整形回路
JPH0163224U (ja)
JPH01133697U (ja)
JPH0392849U (ja)
JPH0358036U (ja)
JPS61114375U (ja)
JPH0163225U (ja)
JPS6074341U (ja) スイツチング回路
JPS643319U (ja)
JPH01133601U (ja)
JPS5925489U (ja) 超音波受波回路
JPH0286217U (ja)
JPS5960570U (ja) Adコンバタを用いた計測回路
JPS59182797U (ja) 警報回路
JPS6115818U (ja) 負荷切換え回路
JPS61196366U (ja)
JPS6088634U (ja) 信号切換回路
JPS6258941U (ja)
JPH01147518U (ja)
JPS5986720U (ja) Alc回路
JPH0441676U (ja)

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term