JPH0475439U - - Google Patents
Info
- Publication number
- JPH0475439U JPH0475439U JP11914690U JP11914690U JPH0475439U JP H0475439 U JPH0475439 U JP H0475439U JP 11914690 U JP11914690 U JP 11914690U JP 11914690 U JP11914690 U JP 11914690U JP H0475439 U JPH0475439 U JP H0475439U
- Authority
- JP
- Japan
- Prior art keywords
- amplifier
- signal level
- agc
- variable attenuator
- diagram showing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 11
- 239000003990 capacitor Substances 0.000 description 1
Landscapes
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
- Circuits Of Receivers In General (AREA)
Description
第１図はこの考案の一実施例によるＡＧＣリミ
ツタ回路の構成図、第２図は従来のリミツタ回路
を示す図、第３図ａは従来のリミツタ特性を示す
図、第３図ｂは今回の実施例によるリミツタ特性
を示す図、第４図は増幅器１１の入出力特性を示
す図、第５図は出力信号レベルと増幅器８の関係
を示す図、第６図はバイアス電圧Ｖ１とＶ２の変
化によりＡＧＣの動作点が変化する事を示す図、
第７図はダイオード１０の位置を増幅器１１の入
出力端に接続した時の他の実施例を示す図である
。
３は信号増幅器、４と５はツエナーダイオード
、６は可変抵抗器、７は電圧制御型可変減衰器、
８は利得１の反転増幅器、１０はダイオード、１
１は増幅器、１２は容量、１３は抵抗器、１５は
負極検波回路。なお、図中、同一符号は同一、又
は相当部分を示す。
Fig. 1 is a block diagram of an AGC limiter circuit according to an embodiment of this invention, Fig. 2 is a diagram showing a conventional limiter circuit, Fig. 3a is a diagram showing the conventional limiter characteristics, and Fig. 3b is a diagram of the current limiter circuit. FIG. 4 is a diagram showing the input/output characteristics of the amplifier 11, FIG. 5 is a diagram showing the relationship between the output signal level and the amplifier 8, and FIG. 6 is a diagram showing the limiter characteristics according to the embodiment. A diagram showing that the operating point of AGC changes due to changes in
FIG. 7 is a diagram showing another embodiment in which the position of the diode 10 is connected to the input and output terminals of the amplifier 11. 3 is a signal amplifier, 4 and 5 are Zener diodes, 6 is a variable resistor, 7 is a voltage-controlled variable attenuator,
8 is an inverting amplifier with a gain of 1, 10 is a diode, 1
1 is an amplifier, 12 is a capacitor, 13 is a resistor, and 15 is a negative polarity detection circuit. In addition, in the figures, the same reference numerals indicate the same or equivalent parts.
補正 平３．２．１５
図面の簡単な説明を次のように補正する。
明細書第７頁第１３行ないし同頁第１５図に「
第３図ａは従来の……示す図、」とあるのを「第
３図はリミツタ特性を示す図、」と訂正する。Amendment 3.2.15 The brief description of the drawing is amended as follows. From page 7, line 13 of the specification to figure 15 on the same page, “
3a is a diagram showing the conventional..." has been corrected to "FIG. 3 is a diagram showing limiter characteristics."
Claims (1)
制限するリミツタ回路であつて、直流バイアスに
より減衰量の変化する、可変減衰器と、信号増幅
器と、信号レベルを検出する検波回路と、ループ
応答速度を決定する容量と抵抗を備え、ループフ
イルターを構成する直流増幅器と、ＡＧＣ動作点
を決定するダイオードと、可変減衰器に直流電圧
を与える直流増幅器とを、具備することを特徴と
するＡＧＣリミツタ回路。 This is a limiter circuit that limits the output signal level in response to an excessive input signal level, and includes a variable attenuator whose attenuation changes depending on the DC bias, a signal amplifier, a detection circuit that detects the signal level, and a loop response speed. An AGC limiter circuit comprising: a DC amplifier having a capacitance and a resistance to determine a loop filter; a diode determining an AGC operating point; and a DC amplifier supplying a DC voltage to a variable attenuator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11914690U JPH0475439U (en) | 1990-11-13 | 1990-11-13 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11914690U JPH0475439U (en) | 1990-11-13 | 1990-11-13 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0475439U true JPH0475439U (en) | 1992-07-01 |
Family
ID=31867124
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11914690U Pending JPH0475439U (en) | 1990-11-13 | 1990-11-13 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0475439U (en) |
-
1990
- 1990-11-13 JP JP11914690U patent/JPH0475439U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS585594B2 (en) | rectifier circuit | |
| KR840000139A (en) | Noise Sensitivity Reduction Circuit for Automatic Gain Control System of Television Receiver | |
| JP2832198B2 (en) | Level shift circuit | |
| JPH026696Y2 (en) | ||
| JPS62181029U (en) | ||
| JP2562870B2 (en) | Phototransistor signal detector | |
| KR0144151B1 (en) | Rc low pass circuit | |
| JP2518098Y2 (en) | DC cut circuit | |
| JPS593648U (en) | Carrier detection circuit for optical receiver | |
| JPH062337Y2 (en) | ALC circuit | |
| JPS5926671Y2 (en) | schmitt circuit | |
| JPS58155153U (en) | optical receiver | |
| JPH0454023U (en) | ||
| JPS5933319U (en) | automatic gain control circuit | |
| JPH03105030U (en) | ||
| JPS62129821U (en) | ||
| JPS5981121U (en) | Signal amplitude adjustment circuit | |
| JPS6364112U (en) | ||
| JPS62161414U (en) | ||
| JPH0195844U (en) | ||
| JPH0251318B2 (en) | ||
| JPS59166122U (en) | Capacitance voltage conversion circuit | |
| JPS6331621U (en) | ||
| JPS59159019U (en) | electronic volume circuit | |
| JPH0356222U (en) |