JPH0519012A - Burn-in tester - Google Patents
Burn-in testerInfo
- Publication number
- JPH0519012A JPH0519012A JP3170808A JP17080891A JPH0519012A JP H0519012 A JPH0519012 A JP H0519012A JP 3170808 A JP3170808 A JP 3170808A JP 17080891 A JP17080891 A JP 17080891A JP H0519012 A JPH0519012 A JP H0519012A
- Authority
- JP
- Japan
- Prior art keywords
- burn
- furnace
- board
- terminals
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 abstract description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 10
- 230000002950 deficient Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は、固有欠陥および潜在的
不良要因をもつ集積回路装置を除去するためのバーンイ
ンテスト装置に関し、特に実動作状態に近い動作させる
信号発生器を備えるバーンインテスト装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a burn-in test apparatus for removing an integrated circuit device having an intrinsic defect and a potential failure factor, and more particularly to a burn-in test apparatus having a signal generator for operating near an actual operating condition. .
【0002】[0002]
【従来の技術】従来、この種のバーンインテスト装置は
ダイナミックバーンインテスト装置と呼ばれるもので、
高温に設定されたバーンインテスト炉(以下単にBT炉
と呼ぶ)内に多数の集積回路装置(以下単にLSIと呼
ぶ)が搭載されたバーンインボード(以下単にBT板と
呼ぶ)を収納し、LSIを実状態で動作させ、早期に欠
陥のあるLSI路装置を発見し取り除くものである。2. Description of the Related Art Conventionally, this type of burn-in test device is called a dynamic burn-in test device.
A burn-in board (hereinafter simply referred to as BT board) having a large number of integrated circuit devices (hereinafter simply referred to as LSI) mounted in a burn-in test furnace (hereinafter simply referred to as BT furnace) set at a high temperature is housed in the burn-in test furnace (hereinafter simply referred to as BT board). It is operated in an actual state, and a defective LSI path device is found and removed early.
【0003】図2は従来の一例を示すバーンインテスト
装置のブロック図である。このバーンインテスト装置
は、図2に示すように、LSIが複数個取り付けられた
BT板4aと、このBT板4aを収納するBT炉1a
と、BT炉1aの外にあって、BT炉1aの共通電源端
子A、信号共通端子B、Cと配線で接続される定電圧電
源2、信号発生器7a及び7bとを有していた。また、
BT板4aはアース端子Dで接続され、それぞれLSI
は接地されていた。FIG. 2 is a block diagram of a burn-in test apparatus showing a conventional example. As shown in FIG. 2, this burn-in test apparatus includes a BT board 4a having a plurality of LSIs attached thereto, and a BT furnace 1a for housing the BT board 4a.
And a constant voltage power source 2 and signal generators 7a and 7b outside the BT furnace 1a and connected to the common power supply terminal A, the signal common terminals B and C of the BT furnace 1a by wiring. Also,
The BT board 4a is connected to the ground terminal D, and
Was grounded.
【0004】図3(a)及び(b)は従来の他の例を示
し、(a)はバーンインテスト装置の全体のブロック
図、(b)はBT板の回路図である。また、別の例とし
て、例えば、図2(a)及び(b)に示すように、信号
発生器3a及び3bがLSI5aが取り付けられている
BT板4bにある場合がある。3A and 3B show another conventional example, FIG. 3A is a block diagram of the entire burn-in test apparatus, and FIG. 3B is a circuit diagram of a BT board. As another example, as shown in FIGS. 2A and 2B, the signal generators 3a and 3b may be provided on the BT board 4b to which the LSI 5a is attached.
【0005】いずれのバーンインテスト装置でも、信号
発生器によりLSIが実際の動作を行ない、その稼働の
状態を検査することによって不良のLSIを抽出してい
た。In any of the burn-in test devices, the LSI actually operates by the signal generator and the defective LSI is extracted by inspecting the operating state.
【0006】[0006]
【発明が解決しようとする課題】しかしながら上述した
従来のバーンインテスト装置では、前者の場合は、電源
及び信号の入出力をBT炉外より長い配線を介して行な
われ、抵抗損失だけではなくクロストークあるいは容量
の増加による信号波形のなまり等を起すことから、それ
に応じた高価な信号発生器を必要とする欠点がある。However, in the above-mentioned conventional burn-in test apparatus, in the former case, the power supply and the input / output of the signal are performed through the wiring longer than the outside of the BT furnace, and not only the resistance loss but also the crosstalk are caused. Alternatively, since the signal waveform is blunted due to an increase in capacity, there is a drawback that an expensive signal generator corresponding to the distortion is required.
【0007】一方、後者のバーンインテスト装置では、
BT板に信号発生器を組込むため、それだけ搭載される
LSIの個数が少なくなり、処理数が減るという欠点が
ある。 本発明の目的は、かかる問題を解消すべくより
多くの数のLSIを処理し、安価で簡便なバーンインテ
スト装置を提供することである。On the other hand, in the latter burn-in test equipment,
Since the signal generator is incorporated in the BT board, the number of LSIs mounted by that amount is reduced, and the number of processes is reduced. An object of the present invention is to provide a cheap and simple burn-in test apparatus that processes a large number of LSIs in order to solve such a problem.
【0008】[0008]
【課題を解決するための手段】本発明のバーンインテス
ト装置は、内部を試験温度にするとともに複数の共通電
源端子及び複数の共通信号端子とを内壁に取り付けられ
るバーンインテスト炉と、このバーンインテスト炉の外
にあって前記共通電源端子と配線を介して接続される定
電圧電源と、信号発生器が取り付けられるとともに前記
共通電源端子及び共通信号端子と接続される端子を有
し、前記バーンインテスト炉に収納される第1のバーン
インボードと、複数の集積回路装置が取り付けられると
ともに前記共通電源端子及び共通信号端子と前記集積回
路装置の入出力線を介して接続され、前記バーンインテ
スト炉に収納される第2のバーンインボードとを備えて
いる。SUMMARY OF THE INVENTION A burn-in test apparatus according to the present invention is a burn-in test furnace in which a plurality of common power supply terminals and a plurality of common signal terminals are attached to an inner wall while a test temperature is set inside. A burn-in test furnace, which has a constant voltage power supply outside the power supply terminal and which is connected to the common power supply terminal through wiring, and a terminal to which a signal generator is attached and which is connected to the common power supply terminal and the common signal terminal. A first burn-in board to be housed in, a plurality of integrated circuit devices are attached, and the common power supply terminal and the common signal terminal are connected via input / output lines of the integrated circuit device and housed in the burn-in test furnace. Second burn-in board.
【0009】[0009]
【実施例】次に、本発明について図面を参照して説明す
る。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings.
【0010】図1(a)及び(b)は本発明の一実施例
を示し、(a)は装置のブロック図、(b)はBT板の
回路図である。このバーンインテスト装置は、同図に示
すように、内部を試験温度にするとともに複数の共通電
電源端子A及び複数の共通信号端子B、Cとを内壁に取
り付けられるBT炉1と、このBT炉1の外にあって共
通電源端子Aと配線を介して接続される定電圧電源2
と、信号発生器3a、3bが取り付けられるとともに共
通電源端子A及び共通信号端子B、Cと接続される端子
を有し、BT炉1に収納されるBT板である信号発生板
6と、複数のLSI5が取り付けられるとともに共通電
源端子A及び共通信号端子B、CとLSIの入出力線を
介して接続され、BT炉に収納されるBT板4とを備え
ている。1 (a) and 1 (b) show an embodiment of the present invention, (a) is a block diagram of an apparatus, and (b) is a circuit diagram of a BT board. As shown in the figure, this burn-in test apparatus includes a BT furnace 1 in which the inside is set to a test temperature and a plurality of common power supply terminals A and a plurality of common signal terminals B and C are attached to the inner wall, and the BT furnace 1. A constant voltage power supply 2 which is located outside of 1 and is connected to the common power supply terminal A through a wiring.
A signal generating plate 6 which is a BT plate housed in the BT furnace 1 and which has terminals to which the signal generators 3a and 3b are attached and which are connected to the common power supply terminal A and the common signal terminals B and C; The LSI 5 is attached to the common power terminal A and the common signal terminals B and C via the input / output lines of the LSI, and the BT board 4 housed in the BT furnace is provided.
【0011】また、図面には示していないが、この共通
信号端子B、C及び共通電源端子Aは、各BT板4のプ
ラグインされる端子列ソケットにそれぞれ共通して設け
られており、この端子列ソケットはBT炉の内壁に取付
けられており、BT板4は並列に接続されている。Although not shown in the drawing, the common signal terminals B and C and the common power supply terminal A are provided in common in the terminal row sockets to be plugged into each BT board 4, respectively. The terminal row socket is attached to the inner wall of the BT furnace, and the BT plates 4 are connected in parallel.
【0012】このように、信号発生器を一つのBT板に
搭載し、BT炉1内で配線してやれば、BT炉1の外と
内との複雑な配線が不用になり、抵抗損失や不要な容量
の増大による信号波形のなまりを考慮しなくて済み、き
わめて簡便な信号発生器で済むことになる。As described above, if the signal generator is mounted on one BT plate and wired inside the BT furnace 1, complicated wiring between the outside and inside of the BT furnace 1 becomes unnecessary, resulting in resistance loss and unnecessary. It is not necessary to consider the rounding of the signal waveform due to the increase in capacity, and a very simple signal generator will suffice.
【0013】また、この実施例では一枚の信号発生板で
複数枚のBT板のLSIを駆動しているが、二枚あるい
は三枚の信号発生板でBT板郡を駆動しても良い。さら
に、一枚の信号発生板に搭載される信号発生器の個数に
ついても、特に限定するもではない。Further, in this embodiment, one signal generating plate drives the LSI of a plurality of BT plates, but two or three signal generating plates may drive the BT plate group. Further, the number of signal generators mounted on one signal generating plate is not particularly limited.
【0014】[0014]
【発明の効果】以上説明したように本発明は、BT炉に
収納される複数のLSIのみが搭載されるBT板と、L
SIを駆動する信号発生器のみを搭載されるBT板と、
各BT板の電源共通端子及び信号を入出力する共通信号
端子をBT炉内壁に設けることによって、BT炉内でよ
り短い信号線及び電源線を接続出来るので、より多くの
LSIが処理できるとともにより安価で簡便なバーンイ
ンテスト装置が得られるという効果があるAs described above, according to the present invention, the BT board in which only a plurality of LSIs accommodated in the BT furnace are mounted, and the L
A BT board on which only a signal generator that drives SI is mounted,
By providing the power supply common terminal of each BT board and the common signal terminal for inputting / outputting signals on the inner wall of the BT furnace, shorter signal lines and power supply lines can be connected in the BT furnace, so that more LSIs can be processed and more There is an effect that an inexpensive and simple burn-in test device can be obtained.
【図1】本発明の一実施例を示し、(a)は装置のブロ
ック図、(b)はBT板の回路図である。1A and 1B show an embodiment of the present invention, FIG. 1A is a block diagram of an apparatus, and FIG. 1B is a circuit diagram of a BT board.
【図2】従来の一例を示すバーンインテスト装置のブロ
ック図である。FIG. 2 is a block diagram of a burn-in test apparatus showing a conventional example.
【図3】従来の他の例を示し、(a)はバーンインテス
ト装置の全体のブロック図、(b)はBT板の回路図で
ある。3A and 3B show another conventional example, FIG. 3A is a block diagram of an entire burn-in test apparatus, and FIG. 3B is a circuit diagram of a BT board.
1、1a BT炉 2 定電圧電源 3a、3b、7a、7b 信号発生器 4、4a、4b BT板 5、5a LSI 6 信号発生板 1, 1a BT furnace 2 constant voltage power supply 3a, 3b, 7a, 7b signal generator 4, 4a, 4b BT board 5, 5a LSI 6 signal generation board
Claims (1)
通電源端子及び複数の共通信号端子とを内壁に取り付け
られるバーンインテスト炉と、 このバーンインテスト炉の外にあって前記共通電源端子
と配線を介して接続される定電圧電源と、 信号発生器が取り付けられるとともに前記共通電源端子
及び共通信号端子と接続される端子を有し、前記バーン
インテスト炉に収納される第1のバーンインボードと、 複数の集積回路装置が取り付けられるとともに前記共通
電源端子及び共通信号端子と前記集積回路装置の入出力
線を介して接続され、前記バーンインテスト炉に収納さ
れる第2のバーンインボードとを備えることを特徴とす
るバーンインテスト装置。Claim: What is claimed is: 1. A burn-in test furnace in which a plurality of common power supply terminals and a plurality of common signal terminals are attached to an inner wall while a test temperature is set inside, and a burn-in test furnace outside the burn-in test furnace. A constant voltage power supply connected to a common power supply terminal through a wiring, a signal generator mounted terminal having a terminal connected to the common power supply terminal and the common signal terminal, and housed in the burn-in test furnace Second burn-in board to which a plurality of integrated circuit devices are attached and which are connected to the common power supply terminal and the common signal terminal through the input / output lines of the integrated circuit device and are housed in the burn-in test furnace A burn-in test apparatus comprising:
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3170808A JPH0519012A (en) | 1991-07-11 | 1991-07-11 | Burn-in tester |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3170808A JPH0519012A (en) | 1991-07-11 | 1991-07-11 | Burn-in tester |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0519012A true JPH0519012A (en) | 1993-01-26 |
Family
ID=15911726
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3170808A Pending JPH0519012A (en) | 1991-07-11 | 1991-07-11 | Burn-in tester |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0519012A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5574384A (en) * | 1995-01-31 | 1996-11-12 | Tabai Espec Corp. | Combined board construction for burn-in and burn-in equipment for use with combined board |
| CN1330971C (en) * | 2003-06-20 | 2007-08-08 | 统宝光电股份有限公司 | Aging Test System |
-
1991
- 1991-07-11 JP JP3170808A patent/JPH0519012A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5574384A (en) * | 1995-01-31 | 1996-11-12 | Tabai Espec Corp. | Combined board construction for burn-in and burn-in equipment for use with combined board |
| CN1330971C (en) * | 2003-06-20 | 2007-08-08 | 统宝光电股份有限公司 | Aging Test System |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2641816B2 (en) | Measurement method for semiconductor integrated circuits | |
| KR960026524A (en) | Semiconductor chips and semiconductor wafers with power pads for probe testing | |
| JP2688548B2 (en) | Liquid crystal panel driving semiconductor device | |
| US6181146B1 (en) | Burn-in board | |
| EP0414014B1 (en) | Semiconductor device and method of testing the same | |
| JP3401713B2 (en) | Integrated circuit test equipment | |
| JPH11344537A (en) | Semiconductor device | |
| JPH01265599A (en) | Electronic circuit device | |
| KR100867985B1 (en) | Semiconductor Test Head Device Using FPA | |
| JPH0727827A (en) | Module and semiconductor integrated circuit device using the same | |
| JPH05264650A (en) | Burn-in board test device | |
| KR100252303B1 (en) | Semiconductor Chip Slave Inspection Device | |
| JPH04372883A (en) | Test circuit of tape carrier package mounting semiconductor device | |
| JPS60120269A (en) | Semiconductor testing apparatus | |
| KR0182507B1 (en) | Signal exchange board | |
| JP3053012B2 (en) | Test circuit and test method for semiconductor device | |
| KR100439832B1 (en) | Semiconductor integrated circuit inspection device | |
| JPH0317577A (en) | Test circuit of semiconductor integrated circuit apparatus | |
| KR19980043645A (en) | Test apparatus for semiconductor device | |
| KR100981047B1 (en) | Electric output signal selector in the generator | |
| JPS63100741A (en) | Test for semiconductor device | |
| JPH03293572A (en) | Board part inspecting circuit | |
| JPS60179667A (en) | Checking method of hybrid ic | |
| JPH06324106A (en) | Burn-in testing device | |
| JP2003035750A (en) | Semiconductor integrated circuit testing apparatus, testing board, and semiconductor integrated circuit testing method |