JPH0519824B2 - - Google Patents

Info

Publication number
JPH0519824B2
JPH0519824B2 JP58251961A JP25196183A JPH0519824B2 JP H0519824 B2 JPH0519824 B2 JP H0519824B2 JP 58251961 A JP58251961 A JP 58251961A JP 25196183 A JP25196183 A JP 25196183A JP H0519824 B2 JPH0519824 B2 JP H0519824B2
Authority
JP
Japan
Prior art keywords
logic
symbol
macro
symbols
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58251961A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60140733A (ja
Inventor
Satoru Tanizawa
Osamu Ooba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58251961A priority Critical patent/JPS60140733A/ja
Publication of JPS60140733A publication Critical patent/JPS60140733A/ja
Publication of JPH0519824B2 publication Critical patent/JPH0519824B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP58251961A 1983-12-27 1983-12-27 集積回路パタ−ン生成システム Granted JPS60140733A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58251961A JPS60140733A (ja) 1983-12-27 1983-12-27 集積回路パタ−ン生成システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58251961A JPS60140733A (ja) 1983-12-27 1983-12-27 集積回路パタ−ン生成システム

Publications (2)

Publication Number Publication Date
JPS60140733A JPS60140733A (ja) 1985-07-25
JPH0519824B2 true JPH0519824B2 (fr) 1993-03-17

Family

ID=17230558

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58251961A Granted JPS60140733A (ja) 1983-12-27 1983-12-27 集積回路パタ−ン生成システム

Country Status (1)

Country Link
JP (1) JPS60140733A (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6274158A (ja) * 1985-09-27 1987-04-04 Hitachi Ltd 回路変換方式
JP2954223B2 (ja) * 1988-11-08 1999-09-27 富士通株式会社 半導体装置の製造方法
JP2573414B2 (ja) * 1990-11-21 1997-01-22 株式会社東芝 半導体集積回路製造方法

Also Published As

Publication number Publication date
JPS60140733A (ja) 1985-07-25

Similar Documents

Publication Publication Date Title
US4896272A (en) Computer-controlled automatic logic design system for semiconductor integrated circuit devices
US5384710A (en) Circuit level netlist generation
US7480878B2 (en) Method and system for layout versus schematic validation of integrated circuit designs
US20070271537A1 (en) Command-language-based functional engineering change order (eco) implementation
JPH10232891A (ja) 電子設計自動化用ワークグループコンピューティング
US5247456A (en) Method and apparatus for forming layout pattern of semiconductor integrated circuit
JPH0519824B2 (fr)
KR100486274B1 (ko) 집적회로 장치 설계용 네트리스트 작성 방법
JPH10256386A (ja) マスクパターンデータの作成方法
US20060041853A1 (en) CAD apparatus, symbol creation device, CAD program storage medium and symbol creation program storage medium
JP2005050072A (ja) Ｃａｄデータ変換方法、ｃａｄデータ変換システムおよびｃａｄデータ変換プログラム、ならびに電子回路基板の製造方法
US20050172254A1 (en) Method and apparatus for supporting designing of LSI, and computer product
JPH04246778A (ja) 半導体集積回路の配置方式
CN119598949B (zh) 一种光掩模图形数据自动化生成系统及其使用方法
CN120181014B (zh) 一种物理设计方法、装置、服务器及存储介质
JPH06188312A (ja) 半導体集積回路の製造方法
JP2790876B2 (ja) 半導体装置の製造方法
JP2605932B2 (ja) 半導体集積回路のレイアウト設計装置
JP2535823B2 (ja) 階層的パタ―ンレイアウト方法
JP2522096B2 (ja) 半導体集積回路のレイアウト設計の検証方法
Johnson PC board layout techniques
JP4275639B2 (ja) レイアウト設計装置、およびレイアウト設計プログラム
US7080338B2 (en) Method and apparatus for designing layout, and computer product
JP2005050065A (ja) Ｃａｄデータ変換方法、ｃａｄデータ変換システムおよびｃａｄデータ変換プログラム、ならびに電子回路基板の製造方法
JP2692813B2 (ja) スキャン化回路変換方法