JPS60140733A - 集積回路パタ−ン生成システム - Google Patents

集積回路パタ−ン生成システム

Info

Publication number
JPS60140733A
JPS60140733A JP58251961A JP25196183A JPS60140733A JP S60140733 A JPS60140733 A JP S60140733A JP 58251961 A JP58251961 A JP 58251961A JP 25196183 A JP25196183 A JP 25196183A JP S60140733 A JPS60140733 A JP S60140733A
Authority
JP
Japan
Prior art keywords
logic
data
symbol
macro
logical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58251961A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0519824B2 (fr
Inventor
Satoru Tanizawa
谷澤　哲
Osamu Oba
大場　収
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58251961A priority Critical patent/JPS60140733A/ja
Publication of JPS60140733A publication Critical patent/JPS60140733A/ja
Publication of JPH0519824B2 publication Critical patent/JPH0519824B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP58251961A 1983-12-27 1983-12-27 集積回路パタ−ン生成システム Granted JPS60140733A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58251961A JPS60140733A (ja) 1983-12-27 1983-12-27 集積回路パタ−ン生成システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58251961A JPS60140733A (ja) 1983-12-27 1983-12-27 集積回路パタ−ン生成システム

Publications (2)

Publication Number Publication Date
JPS60140733A true JPS60140733A (ja) 1985-07-25
JPH0519824B2 JPH0519824B2 (fr) 1993-03-17

Family

ID=17230558

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58251961A Granted JPS60140733A (ja) 1983-12-27 1983-12-27 集積回路パタ−ン生成システム

Country Status (1)

Country Link
JP (1) JPS60140733A (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4803636A (en) * 1985-09-27 1989-02-07 Hitachi Ltd. Circuit translator
JPH02128446A (ja) * 1988-11-08 1990-05-16 Fujitsu Ltd 半導体装置の製造方法
JPH04186865A (ja) * 1990-11-21 1992-07-03 Toshiba Corp 半導体集積回路製造方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4803636A (en) * 1985-09-27 1989-02-07 Hitachi Ltd. Circuit translator
JPH02128446A (ja) * 1988-11-08 1990-05-16 Fujitsu Ltd 半導体装置の製造方法
JPH04186865A (ja) * 1990-11-21 1992-07-03 Toshiba Corp 半導体集積回路製造方法

Also Published As

Publication number Publication date
JPH0519824B2 (fr) 1993-03-17

Similar Documents

Publication Publication Date Title
US4803636A (en) Circuit translator
US7013028B2 (en) Advanced schematic editor
US20120317528A1 (en) Methods and systems for computer aided design of 3d integrated circuits
US7480878B2 (en) Method and system for layout versus schematic validation of integrated circuit designs
US20020023107A1 (en) Schematic organization tool
JPH0695568B2 (ja) ゲートアレイ集積回路デバイスの製造方法
US4960724A (en) Method for deleting unused gates and method for manufacturing master-slice semiconductor integrated circuit device using the deleting method
CN115221837A (zh) 一种InP HBT与CMOS器件异构集成的PDK开发方法
US6086625A (en) Method and apparatus for designing a circuit by describing logic design information with a hardware description language
Lee et al. SIMPL-2:(Simulated profiles from the layout-version 2)
US4602339A (en) Method of manufacturing master-slice integrated circuit device
JPS60140733A (ja) 集積回路パタ−ン生成システム
CN116776811A (zh) 一种复杂电气设计pcb板图自动生成方法、系统及设备
Korenjak et al. An integrated CAD data base system
CN119598949B (zh) 一种光掩模图形数据自动化生成系统及其使用方法
Eurich A tutorial introduction to the electronic design interchange format
JP3071617B2 (ja) 半導体設計方法及び半導体設計装置
JP2535823B2 (ja) 階層的パタ―ンレイアウト方法
Johnson PC board layout techniques
JP2692813B2 (ja) スキャン化回路変換方法
Ferrari et al. A computer-aided approach to integrated circuit layout design
JPH0794587A (ja) 半導体装置、半導体設計方法及びその設計装置
JP2790876B2 (ja) 半導体装置の製造方法
Chen Vlsi realization of ahpl description as sla, ppla, & ula and their comparisons (cad)
Rubin A Parameterized CMOS standard cell library and a full 8-bit grey scale morphological array processor