JPH05211537A - 同期デジタル信号から非同期デジタル信号への同期非同期変換装置 - Google Patents

同期デジタル信号から非同期デジタル信号への同期非同期変換装置

Info

Publication number
JPH05211537A
JPH05211537A JP4180178A JP18017892A JPH05211537A JP H05211537 A JPH05211537 A JP H05211537A JP 4180178 A JP4180178 A JP 4180178A JP 18017892 A JP18017892 A JP 18017892A JP H05211537 A JPH05211537 A JP H05211537A
Authority
JP
Japan
Prior art keywords
clock
phase error
output clock
value
incoming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4180178A
Other languages
English (en)
Japanese (ja)
Inventor
Edmond Bernardy
バーナーディ エドモンド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Network Systems International BV
Original Assignee
AT&T Network Systems International BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AT&T Network Systems International BV filed Critical AT&T Network Systems International BV
Publication of JPH05211537A publication Critical patent/JPH05211537A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Communication Control (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP4180178A 1991-07-08 1992-07-08 同期デジタル信号から非同期デジタル信号への同期非同期変換装置 Pending JPH05211537A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US727033 1985-04-25
US72703391A 1991-07-08 1991-07-08

Publications (1)

Publication Number Publication Date
JPH05211537A true JPH05211537A (ja) 1993-08-20

Family

ID=24921070

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4180178A Pending JPH05211537A (ja) 1991-07-08 1992-07-08 同期デジタル信号から非同期デジタル信号への同期非同期変換装置

Country Status (3)

Country Link
EP (1) EP0522797A3 (de)
JP (1) JPH05211537A (de)
CA (1) CA2063930C (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1983885B (zh) 2005-12-31 2011-05-11 华为技术有限公司 光通道数据单元到同步光传输网络的解映射方法及装置

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69429574T2 (de) * 1993-11-10 2002-09-26 Nortel Networks Ltd., St.Laurent Regelung des Ablaufs von Zeigeranpassungsereignissen
US5457717A (en) * 1993-11-29 1995-10-10 Dsc Communications Corporation Apparatus and method for eliminating mapping jitter

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4996698A (en) * 1989-10-23 1991-02-26 Rockwell International Corporation Clock signal resynchronizing apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1983885B (zh) 2005-12-31 2011-05-11 华为技术有限公司 光通道数据单元到同步光传输网络的解映射方法及装置

Also Published As

Publication number Publication date
EP0522797A3 (de) 1993-03-03
CA2063930A1 (en) 1993-01-09
CA2063930C (en) 1998-09-15
EP0522797A2 (de) 1993-01-13

Similar Documents

Publication Publication Date Title
US5268936A (en) Synchronous digital signal to asynchronous digital signal desynchronizer
EP0549125B1 (de) Desynchronisierer von synchronen digitalen Signalen zu asynchronen digitalen Signalen
US5402452A (en) Incremental phase smoothing desynchronizer and calculation apparatus
EP0473338B1 (de) Bitsynchronisierung mittels elastisches Speichers
JP3092352B2 (ja) Ｓｏｎｅｔをｄｓ−ｎ信号に対して非同期化する装置及び方法
KR100230512B1 (ko) 디지탈 위상 고정 루프
US5457717A (en) Apparatus and method for eliminating mapping jitter
US5390180A (en) SONET DS-N desynchronizer
EP0626117B1 (de) Desynchronisierer und verfahren zur unterdrückung des zeigerzitterns in einen desynchronisierer
US5404380A (en) Desynchronizer for adjusting the read data rate of payload data received over a digital communication network transmitting payload data within frames
EP0830760B1 (de) Digitaler desynchronisierer
US8107494B2 (en) Method and apparatus for generating virtual clock signals
US5796796A (en) Pointer adjustment jitter cancellation processor utilizing phase hopping and phase leaking techniques
WO2000027059A1 (en) Reducing waiting time jitter
US5276688A (en) Circuit arrangement for bit rate adjustment
JPH0738545A (ja) 平滑出力クロック信号抽出方法
JPH05211537A (ja) 同期デジタル信号から非同期デジタル信号への同期非同期変換装置
EP0707393B1 (de) Resynchronisierer mit Taktsignal von Bitteilen für Hochgeschwindigkeitsnachrichtenübertragungssystem
WO1993016535A1 (en) Pointer jitter suppression in a desynchronizer
US7440533B2 (en) Modulated jitter attenuation filter
EP1034632B1 (de) Verfahren zur übertragung von datensignalen sowie verfahren und vorrichtung zur desynchronisierung von pdh signalen
KR100377505B1 (ko) 비트 리킹 방식의 지터 제어 회로
KR20030014076A (ko) 비트 리킹 방식의 포인터 조정 동기 장치
KR20030014077A (ko) 판별 경계치 변조 방식의 포인터 조정 동기 장치
KR20040057018A (ko) 동기식 다중화기의 동기장치

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20020724