JPH0528423B2 - - Google Patents

Info

Publication number
JPH0528423B2
JPH0528423B2 JP11140886A JP11140886A JPH0528423B2 JP H0528423 B2 JPH0528423 B2 JP H0528423B2 JP 11140886 A JP11140886 A JP 11140886A JP 11140886 A JP11140886 A JP 11140886A JP H0528423 B2 JPH0528423 B2 JP H0528423B2
Authority
JP
Japan
Prior art keywords
data
processor
master processor
slave
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP11140886A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62266646A (ja
Inventor
Takashi Nakayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP11140886A priority Critical patent/JPS62266646A/ja
Publication of JPS62266646A publication Critical patent/JPS62266646A/ja
Publication of JPH0528423B2 publication Critical patent/JPH0528423B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/17Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP11140886A 1986-05-14 1986-05-14 デ−タ転送方式 Granted JPS62266646A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11140886A JPS62266646A (ja) 1986-05-14 1986-05-14 デ−タ転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11140886A JPS62266646A (ja) 1986-05-14 1986-05-14 デ−タ転送方式

Publications (2)

Publication Number Publication Date
JPS62266646A JPS62266646A (ja) 1987-11-19
JPH0528423B2 true JPH0528423B2 (fr) 1993-04-26

Family

ID=14560399

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11140886A Granted JPS62266646A (ja) 1986-05-14 1986-05-14 デ−タ転送方式

Country Status (1)

Country Link
JP (1) JPS62266646A (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4961162A (en) * 1989-01-13 1990-10-02 International Business Machines Corporation Multiprocessing system for performing floating point arithmetic operations

Also Published As

Publication number Publication date
JPS62266646A (ja) 1987-11-19

Similar Documents

Publication Publication Date Title
US5828865A (en) Dual mode bus bridge for interfacing a host bus and a personal computer interface bus
JPS63255759A (ja) 制御システム
CN100440183C (zh) 处理器间通信系统
EP0665502A1 (fr) Circuit de contrôle série asynchrone
US5958024A (en) System having a receive data register for storing at least nine data bits of frame and status bits indicating the status of asynchronous serial receiver
JPH0412853B2 (fr)
JPS6126103B2 (fr)
EP2389632B1 (fr) Protocole de communication pour partager des ressources de mémoire entre composants d'un dispositif
JPS63255760A (ja) 制御システム
JPH0528423B2 (fr)
US6105081A (en) UART character matching used for address matching on a register-by-register basis
JPS6126706B2 (fr)
JP2001167022A (ja) データ転送システム
JP2001188770A (ja) 1チップマイクロコンピュータ
TW594482B (en) Information processing apparatus with open architectures
US6505276B1 (en) Processing-function-provided packet-type memory system and method for controlling the same
JPS59160256A (ja) プロセツサ制御方式
JPS6130300B2 (fr)
JPH0816892B2 (ja) コンピュータインターフェイス
JPH04225458A (ja) コンピュータ
JPS6238902A (ja) シ−ケンス演算の処理方式
JPS63300348A (ja) マイクロプロセツサシステム
JPS61120262A (ja) メモリ間インテリジエントdma制御装置
JPH0214733B2 (fr)
JPS6260044A (ja) 通信制御装置