JPH0531321B2 - - Google Patents

Info

Publication number
JPH0531321B2
JPH0531321B2 JP57135212A JP13521282A JPH0531321B2 JP H0531321 B2 JPH0531321 B2 JP H0531321B2 JP 57135212 A JP57135212 A JP 57135212A JP 13521282 A JP13521282 A JP 13521282A JP H0531321 B2 JPH0531321 B2 JP H0531321B2
Authority
JP
Japan
Prior art keywords
output
sine wave
amplitude
square wave
band filter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57135212A
Other languages
Japanese (ja)
Other versions
JPS5927608A (en
Inventor
Joji Nagahira
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP57135212A priority Critical patent/JPS5927608A/en
Publication of JPS5927608A publication Critical patent/JPS5927608A/en
Publication of JPH0531321B2 publication Critical patent/JPH0531321B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop

Landscapes

  • Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Description

【発明の詳細な説明】 本発明は正弦波発振回路に関し、特に多重帰還
帯域フイルタ等に正帰還をかけて正弦波発振出力
を得る正弦波発振回路に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a sine wave oscillation circuit, and more particularly to a sine wave oscillation circuit that obtains a sine wave oscillation output by applying positive feedback to a multiple feedback band filter or the like.

従来、この種の正弦波発振回路において、振幅
調整を行なう場合には正弦波発振器の後段に利得
調整用増幅器を接続してこの増幅器の働きにより
行うか、更に増幅器の帰還出力に応じて増幅器の
利得調整を行う自動利得調整回路を設けて行つて
いた。しかしながら、従来のこうした方法ではい
ずれにしても発振を行なうために形成される正帰
還ループ外に振幅調整手段があるため、種々の発
振状態に対して安定した振幅調整を行うことが困
難である。このため振幅調整量の最大までダイナ
ミツクレンジをとれなかつた。
Conventionally, in this type of sine wave oscillator circuit, when adjusting the amplitude, a gain adjustment amplifier is connected after the sine wave oscillator and the gain adjustment amplifier is used to adjust the amplitude. An automatic gain adjustment circuit was installed to adjust the gain. However, in any of these conventional methods, since an amplitude adjustment means is provided outside the positive feedback loop formed for oscillation, it is difficult to perform stable amplitude adjustment for various oscillation states. For this reason, it was not possible to achieve a dynamic range up to the maximum amplitude adjustment amount.

本発明は上記の点に鑑みてなされたもので、ダ
イナミツクレンジが広く、歪の少ない正弦波出力
を得ることができると共に、正弦波出力の発振周
波数の安定化を計つた正弦波発振回路を提供する
ことを目的とする。本発明ではこの目的を達成す
るために、出力信号として基本波を得る帯域フイ
ルタに対して形成される正帰還ループ内に前記出
力信号を方形波に変換する手段及びこの方形波の
振幅を制御する手段を設けると共に、前記変換手
段からの方形波と所定の方形波の位相比較出力を
低域フイルタを通した出力に応じて前記帯域フイ
ルタの中心周波数を切り替えるようにしたことを
特徴としている。
The present invention has been made in view of the above points, and provides a sine wave oscillator circuit that can obtain a sine wave output with a wide dynamic range and little distortion, and also stabilizes the oscillation frequency of the sine wave output. The purpose is to provide. In order to achieve this object, the present invention includes means for converting the output signal into a square wave and controlling the amplitude of this square wave in a positive feedback loop formed for a bandpass filter that obtains the fundamental wave as an output signal. The present invention is characterized in that the present invention is characterized in that the center frequency of the band filter is switched in accordance with the output of the phase comparison output of a square wave and a predetermined square wave from the converting means through a low pass filter.

以下本発明の実施例を添附された図面と共に説
明する。第1図は本発明に係る正弦波発振回路の
基本構成を示す回路図である。1は出力信号(正
弦波信号)から方形波を作り出すコンパレータ、
2はこのコンパレータ1からの方形波の振幅を調
整する振幅調整回路、3は方形波の基本波成分を
取り出す帯域フイルタであり、発振を行わせるた
めにこの帯域フイルタ3の出力信号はコンパレー
タ1の入力側に正帰還されている。4は出力信号
の振幅を基準電圧と比較して振幅調整回路2に帰
還して振幅が一定になるように調整する自動利得
調整回路である。また、5はコンパレータ1から
の方形波信号と基準発振器7,8の出力を切換ス
イツチS1で選んだ出力との位相差を比較する位相
比較器で、6は比較された信号から直流成分を取
り出す低域フイルタである。
Embodiments of the present invention will be described below with reference to the accompanying drawings. FIG. 1 is a circuit diagram showing the basic configuration of a sine wave oscillation circuit according to the present invention. 1 is a comparator that generates a square wave from the output signal (sine wave signal);
2 is an amplitude adjustment circuit that adjusts the amplitude of the square wave from the comparator 1; 3 is a band filter that extracts the fundamental wave component of the square wave; the output signal of the band filter 3 is applied to the comparator 1 in order to cause oscillation; Positive feedback is provided to the input side. 4 is an automatic gain adjustment circuit that compares the amplitude of the output signal with a reference voltage and feeds it back to the amplitude adjustment circuit 2 to adjust the amplitude to be constant. Further, 5 is a phase comparator that compares the phase difference between the square wave signal from comparator 1 and the output of reference oscillators 7 and 8 selected by switch S1 , and 6 extracts the DC component from the compared signal. This is the low-pass filter that is taken out.

第2図は第1図の基本構成に基づく本発明の一
実施例を示す回路図である。コンパレータ1は、
抵抗R1,R2およびオペアンプQ1から構成され抵
抗R2の抵抗値は抵抗R1の抵抗値に比べて非常に
大きく選定されている。また振幅調整回路2は抵
抗R3,R4及びダイオードD1で構成され、ここで
S2は発振停止用スイツチである。また帯域フイル
タ3はオペアンプQ2、抵抗R5〜R9、FETQ3及び
コンデンサC1,C2で構成されている。また自動
利得調整回路4は、抵抗R10〜R15、可変抵抗
VR1、コンデンサC3,C4、ダイオードD2、オペ
アンプQ4、ツエナダイオードZD1から構成されて
いる。また所定の周波数の方形波を出力する基準
発振器7,8は、安定な発振周波数を与える水晶
発振器の出力を分周した精度の高い発振周波数を
出力するように構成されている。更に、低域フイ
ルタ6は抵抗R17〜R19、コンデンサC5,C6、オ
ペアンプQ5で構成され、位相比較器5で位相比
較された信号から直流分を取り出し、帯域フイル
タ3のFETQ3のゲートバイアスを変えるように
構成されている。
FIG. 2 is a circuit diagram showing an embodiment of the present invention based on the basic configuration of FIG. 1. Comparator 1 is
It is composed of resistors R 1 , R 2 and an operational amplifier Q 1 , and the resistance value of resistor R 2 is selected to be much larger than that of resistor R 1 . Further, the amplitude adjustment circuit 2 is composed of resistors R 3 , R 4 and a diode D 1 , where
S2 is a switch for stopping oscillation. Further, the bandpass filter 3 is composed of an operational amplifier Q 2 , resistors R 5 to R 9 , a FET Q 3 , and capacitors C 1 and C 2 . In addition, the automatic gain adjustment circuit 4 includes resistors R 10 to R 15 and variable resistors.
It consists of VR 1 , capacitors C 3 and C 4 , diode D 2 , operational amplifier Q 4 , and Zener diode ZD 1 . Further, the reference oscillators 7 and 8, which output square waves of a predetermined frequency, are configured to output a highly accurate oscillation frequency obtained by dividing the output of a crystal oscillator that provides a stable oscillation frequency. Furthermore, the low-pass filter 6 is composed of resistors R 17 to R 19 , capacitors C 5 and C 6 , and an operational amplifier Q 5 , and extracts the DC component from the phase-compared signal in the phase comparator 5 and outputs it to the FETQ 3 of the band filter 3 . is configured to change the gate bias of.

本発明の一実施例の構成は上述したようであ
り、その動作の説明に先だつて、本発明に係る正
弦波発振回路の発振原理について説明する。
The configuration of one embodiment of the present invention is as described above, and prior to explaining its operation, the oscillation principle of the sine wave oscillation circuit according to the present invention will be explained.

帯域フイルタ3は多重帰還型の例えば2次バン
ドパスフイルタで構成され、FETQ3の抵抗分と
抵抗R6,R7との合成抵抗値をR′としてこの帯域
フイルタ3の伝達関数は次式で表わされる。
The bandpass filter 3 is composed of a multiple feedback type, for example, a second-order bandpass filter, and the transfer function of the bandpass filter 3 is expressed by the following equation, where R' is the combined resistance value of the resistance of FETQ 3 and resistors R 6 and R 7 . expressed.

F(jω)=−Aα(jω/ω0)/(jω/ω02+α
(jω/ω0)+1 ……(1) ここで 上記帯域フイルタ3に正帰還をかけて発振させ
ると、伝達関数の虚数部分が零となりω=ω0
なわち周波数f0で発振する。また、この時の基本
波成分の利得はAとなる。前述したように、本実
施例の発振回路は、方形波の信号を帯域フイルタ
3を通して正弦波を得ているため歪が生ずる。今
方形波の電圧をE1Vp-pとし、フーリエ展開する
と V1(t)=a0/2+n=0 (2/π)E1/2n+1 sin(2n+1)ω0t (a0/2はDC成分)……(2) この方形波を上記帯域フイルタ3を通すと、出
力V0(t)は 即ち、基本波成分として4/πAE1Vp-pの正弦波 が得られ、方形波の電圧E1を調整することによ
り、正弦波の振幅を容易に調整することができ
る。また歪率γは で表わされ、α=0.1にすれば約1%の歪率にな
り、歪の少ない正弦波が得られる。
F(jω)=−Aα(jω/ω 0 )/(jω/ω 0 ) 2
(jω/ω 0 )+1 …(1) Here When positive feedback is applied to the bandpass filter 3 to cause it to oscillate, the imaginary part of the transfer function becomes zero, and oscillation occurs at ω=ω 0 , that is, frequency f 0 . Further, the gain of the fundamental wave component at this time is A. As described above, in the oscillation circuit of this embodiment, distortion occurs because the square wave signal is passed through the bandpass filter 3 to obtain a sine wave. Now let the voltage of the square wave be E 1 V pp , and perform Fourier expansion: V 1 (t)=a 0 /2+ n=0 (2/π)E 1 /2n+1 sin(2n+1)ω 0 t (a 0 / 2 is the DC component)...(2) When this square wave is passed through the above band filter 3, the output V 0 (t) is That is, a sine wave of 4/πAE 1 V pp is obtained as the fundamental wave component, and the amplitude of the sine wave can be easily adjusted by adjusting the voltage E 1 of the square wave. Also, the strain rate γ is If α=0.1, the distortion rate will be approximately 1%, and a sine wave with little distortion will be obtained.

本発明の発振原理は上述したようであり、次に
動作説明を行う。まず、回路全体に電源が供給さ
れると、出力端OUTに信号が現われ、コンパレ
ータ1に入力される。これによつてオペアンプ
Q1の出力は反転増幅された信号が飽和し方形波
となる。ここで、上述した(3)式から理解されるよ
うに所望の出力信号の増幅値に応じて、方形波の
振幅値E1の調整を行う。即ちオペアンプQ1から
の方形波信号は抵抗R3,R4を通り帯域フイルタ
3に供給される。ここで自動利得調整回路4のオ
ペアンプQ4の出力より、方形波の電圧が高い時
ダイオードD1が導通して振幅が制限され、方形
波の電圧が低い時は、ダイオードD1の影響を受
けない。この場合の自動利得調整回路4の動作を
詳述すれば、出力正弦波信号はダイオードD2
半波整流され抵抗R10を通りコンデンサC3に充電
される。ここで、コンデンサC3に並列に接続さ
れた抵抗R11は放電抵抗である。コンデンサC3
充電された電圧は、抵抗R13とツエナダイオード
ZD1で構成された電源電圧を可変抵抗VR1で調整
した電圧と比較され、オペアンプQ4で差動増幅
される。このオペアンプQ4で増幅された出力に
基づいて前記振幅調整回路2の方形波の振幅が調
整されるため、これにより出力正弦波の振幅が一
定となる。また前述した位相比較器5の動作を詳
述すると、コンパレータ1の出力と基準発振器
7,8のいずれかの出力をスイツチS1で選択した
値との位相が位相比較器5で比較され、低域フイ
ルタ6でその直流成分が取り出される。この直流
成分に応じてFETQ3のゲートバイアスが変化す
るため、前述した(1)式から理解されるように、こ
のFETQ3を含む合成抵抗値R′が変化するため、
帯域フイルタ3の中心周波数を変化させることが
できる。即ちこの場合、正弦波発振回路を位相比
較器5の出力に基づいて電圧制御型発振器
(VCO)としてPLL動作させているので、基準発
振器7,8のいずれかの周波数に正弦波発振回路
の発振周波数を常に高精度に追従させることがで
きる。
The oscillation principle of the present invention is as described above, and the operation will be explained next. First, when power is supplied to the entire circuit, a signal appears at the output terminal OUT and is input to the comparator 1. This results in an operational amplifier
The output of Q 1 becomes a square wave when the inverted and amplified signal is saturated. Here, as understood from equation (3) above, the amplitude value E 1 of the square wave is adjusted according to the amplification value of the desired output signal. That is, the square wave signal from the operational amplifier Q 1 is supplied to the bandpass filter 3 through resistors R 3 and R 4 . Here, from the output of the operational amplifier Q4 of the automatic gain adjustment circuit 4 , when the voltage of the square wave is high, the diode D1 conducts and the amplitude is limited, and when the voltage of the square wave is low, it is affected by the diode D1 . do not have. To explain in detail the operation of the automatic gain adjustment circuit 4 in this case, the output sine wave signal is half-wave rectified by the diode D2 , and is charged to the capacitor C3 through the resistor R10 . Here, the resistor R11 connected in parallel with the capacitor C3 is a discharge resistor. The voltage charged on capacitor C 3 is connected to resistor R 13 and Zener diode
The power supply voltage configured by ZD 1 is compared with the voltage adjusted by variable resistor VR 1 , and differentially amplified by operational amplifier Q 4 . Since the amplitude of the square wave of the amplitude adjustment circuit 2 is adjusted based on the output amplified by the operational amplifier Q4 , the amplitude of the output sine wave becomes constant. Further, to explain in detail the operation of the phase comparator 5 mentioned above, the phase of the output of the comparator 1 and the output of either the reference oscillator 7 or 8 selected by the switch S1 is compared in the phase comparator 5. The DC component is extracted by a filter 6. Since the gate bias of FETQ 3 changes according to this DC component, the combined resistance value R′ including this FETQ 3 changes, as understood from equation (1) above.
The center frequency of the bandpass filter 3 can be changed. That is, in this case, since the sine wave oscillation circuit is operated as a PLL as a voltage controlled oscillator (VCO) based on the output of the phase comparator 5, the oscillation of the sine wave oscillation circuit is performed at the frequency of either the reference oscillator 7 or 8. Frequency can always be tracked with high precision.

本発明の一実施例は上述したようであり、発振
のために正帰還ループ内に振幅調整手段を設けて
いるのでダイナミツクレンジが広く歪みの少ない
正弦波を発振できる。また、発振周波数をPLL
動作により常に基準周波数に一致させ得るので周
波数特性が安定している。また、必要に応じてス
イツチS2を投入することにより振幅制限量を最大
(振幅零)にして容易に発振停止制御が可能とな
る。また振幅調整回路2の振幅調整を自動利得調
整回路4により行つているので常に正弦波出力の
振幅を一定にできる。更に、必要に応じて方形波
の振幅を制御することにより直線的に出力振幅を
変えることができ、帯域フイルタ3の中心周波数
をキヤリヤ周波数としてAM変調も可能である。
One embodiment of the present invention is as described above, and since the amplitude adjustment means is provided in the positive feedback loop for oscillation, it is possible to oscillate a sine wave with a wide dynamic range and little distortion. Also, change the oscillation frequency to PLL
The frequency characteristics are stable because the frequency can always be matched to the reference frequency through operation. Further, by turning on the switch S2 as necessary, the amplitude limit amount can be maximized (amplitude zero) and oscillation stop control can be easily performed. Furthermore, since the amplitude of the amplitude adjustment circuit 2 is adjusted by the automatic gain adjustment circuit 4, the amplitude of the sine wave output can always be kept constant. Furthermore, by controlling the amplitude of the square wave as necessary, the output amplitude can be changed linearly, and AM modulation is also possible using the center frequency of the bandpass filter 3 as a carrier frequency.

本発明は以上のようであり、ダイナミツクレン
ジが広く歪のない正弦波出力を得ることができる
と共に正弦波出力の発振周波数の安定化を計れ
る。
The present invention is as described above, and it is possible to obtain a sine wave output with a wide dynamic range and no distortion, and to stabilize the oscillation frequency of the sine wave output.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明に係る正弦波発振回路の基本構
成を示すブロツク図、第2図は第1図の基本構成
に基づく一実施例の回路図である。 1……コンパレータ、2……振幅調整回路、3
……帯域フイルタ、4……自動利得調整回路、5
……位相比較器、6……低域フイルタ、7,8…
…基準発振器。
FIG. 1 is a block diagram showing the basic configuration of a sine wave oscillation circuit according to the present invention, and FIG. 2 is a circuit diagram of an embodiment based on the basic configuration of FIG. 1...Comparator, 2...Amplitude adjustment circuit, 3
...bandwidth filter, 4...automatic gain adjustment circuit, 5
...Phase comparator, 6...Low pass filter, 7, 8...
...Reference oscillator.

Claims (1)

【特許請求の範囲】 1 出力信号として基本波を得る帯域フイルタ
と、前記出力信号を方形波に変換する手段と、前
記変換手段からの方形波の振幅を制御する手段と
を備え、前記帯域フイルタに対して前記変換手
段、前記振幅制御手段を含む正帰還ループを形成
する為に前記振幅制御手段の出力を前記帯域フイ
ルタに入力すると共に、前記変換手段からの方形
波と所定の方形波出力との位相比較を行う手段を
有し、この位相比較手段の出力に基づき前記帯域
フイルタの中心周波数を切り替えるように構成し
たことを特徴とする正弦波発振回路。 2 前記帯域フイルタの帰還出力に基づいて前記
振幅制御手段による制御量を調整する自動利得調
整回路を設けたことを特徴とする特許請求の範囲
第1項記載の正弦波発振回路。 3 前記振幅制御手段による振幅制限量を最大に
することにより発振を停止させることを特徴とす
る特許請求の範囲第1項記載の正弦波発振回路。 4 前記所定の方形波出力を切り替えることによ
り前記帯域フイルタの中心周波数を変えるように
構成したことを特徴とする特許請求の範囲第1項
記載の正弦波発振回路。
[Scope of Claims] 1. A band filter that obtains a fundamental wave as an output signal, means for converting the output signal into a square wave, and means for controlling the amplitude of the square wave from the converting means, In order to form a positive feedback loop including the conversion means and the amplitude control means, the output of the amplitude control means is input to the band filter, and the square wave from the conversion means and a predetermined square wave output are input to the band filter. 1. A sine wave oscillation circuit characterized in that the sine wave oscillation circuit has means for performing a phase comparison, and is configured to switch the center frequency of the band filter based on the output of the phase comparison means. 2. The sine wave oscillation circuit according to claim 1, further comprising an automatic gain adjustment circuit that adjusts the amount controlled by the amplitude control means based on the feedback output of the bandpass filter. 3. The sine wave oscillation circuit according to claim 1, wherein oscillation is stopped by maximizing the amount of amplitude limitation by the amplitude control means. 4. The sine wave oscillation circuit according to claim 1, wherein the center frequency of the band filter is changed by switching the predetermined square wave output.
JP57135212A 1982-08-04 1982-08-04 Sinusoidal wave oscillating circuit Granted JPS5927608A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57135212A JPS5927608A (en) 1982-08-04 1982-08-04 Sinusoidal wave oscillating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57135212A JPS5927608A (en) 1982-08-04 1982-08-04 Sinusoidal wave oscillating circuit

Publications (2)

Publication Number Publication Date
JPS5927608A JPS5927608A (en) 1984-02-14
JPH0531321B2 true JPH0531321B2 (en) 1993-05-12

Family

ID=15146460

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57135212A Granted JPS5927608A (en) 1982-08-04 1982-08-04 Sinusoidal wave oscillating circuit

Country Status (1)

Country Link
JP (1) JPS5927608A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004511120A (en) * 2000-07-12 2004-04-08 シナジー マイクロウェーブ コーポレーション Oscillator circuit

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0787332B2 (en) * 1986-07-18 1995-09-20 株式会社東芝 Automatic time constant adjustment circuit for filter circuit
JPH04302217A (en) * 1991-03-29 1992-10-26 Sanyo Electric Co Ltd Voltage controlled oscillation circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004511120A (en) * 2000-07-12 2004-04-08 シナジー マイクロウェーブ コーポレーション Oscillator circuit
JP4812226B2 (en) * 2000-07-12 2011-11-09 シナジー マイクロウェーブ コーポレーション Oscillator circuit

Also Published As

Publication number Publication date
JPS5927608A (en) 1984-02-14

Similar Documents

Publication Publication Date Title
US6404277B1 (en) Gm-C tuning circuit with filter configuration
WO2001001577A8 (en) Adjustable bandwidth phase locked loop with fast settling time
US4088968A (en) Frequency linearization and sensitivity equalization of a frequency modulated crystal oscillator
US3851276A (en) Oscillator using controllable gain differential amplifier with three feedback circuits
US5517159A (en) Frequency modulating system including feedback clamping circuit
US4340864A (en) Frequency control system
JPS6349935B2 (en)
US4110707A (en) Indirect FM modulation scheme using phase locked loop
JPH0531321B2 (en)
US5990712A (en) Harmonic generator
SU832703A1 (en) Selective amplifier
US4119925A (en) Frequency synthesizer with frequency modulated output
US3873923A (en) Frequency detector
US3800241A (en) Voltage peak sampled amplitude controlled phase shift oscillator
JPH0328606Y2 (en)
JPH0531845B2 (en)
US4560957A (en) Oscillator fine tune circuit
JPS5927609A (en) Sinusoidal wave oscillating circuit
JP2811805B2 (en) Filter and phase locked loop circuit
JPH066597Y2 (en) FM modulation circuit
JPS61224706A (en) Voltage controlled oscillator
JPH0354426Y2 (en)
JP2794707B2 (en) Frequency shift keying modulator
JPH0136339Y2 (en)
JPS5937900B2 (en) Oscillation circuit with output signal control circuit