JPH0536295Y2 - - Google Patents

Info

Publication number
JPH0536295Y2
JPH0536295Y2 JP7094386U JP7094386U JPH0536295Y2 JP H0536295 Y2 JPH0536295 Y2 JP H0536295Y2 JP 7094386 U JP7094386 U JP 7094386U JP 7094386 U JP7094386 U JP 7094386U JP H0536295 Y2 JPH0536295 Y2 JP H0536295Y2
Authority
JP
Japan
Prior art keywords
substrate
iron
conductive path
insulating film
bent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP7094386U
Other languages
Japanese (ja)
Other versions
JPS62182576U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP7094386U priority Critical patent/JPH0536295Y2/ja
Publication of JPS62182576U publication Critical patent/JPS62182576U/ja
Application granted granted Critical
Publication of JPH0536295Y2 publication Critical patent/JPH0536295Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Insulated Metal Substrates For Printed Circuits (AREA)

Description

【考案の詳細な説明】 (イ) 産業上の利用分野 本考案は混成集積回路に関し、特に高密度集積
化に適合した混成集積回路の改良に関する。
[Detailed Description of the Invention] (a) Field of Industrial Application The present invention relates to a hybrid integrated circuit, and particularly to improvements in a hybrid integrated circuit suitable for high-density integration.

(ロ) 従来の技術 従来の混成集積回路は第2図に示す如く、金属
板21は0.5〜1.0mm厚の良熱伝導性のアルミニウ
ムで形成され、その表面は酸化アルミニウム膜で
被覆しても良い。金属板21の折曲部分となる中
央部にはプレス打抜きで設けた細長い切欠孔22
と金属基板21をそのまま残存させた複数本の連
結体を設ける。連結体は金属基板21を一体的に
支持し、折曲げても定型を保持する働きを有す
る。絶縁フイルム24はポリイミド等を用い、金
属基板21の一主面の略全面にエポキシ樹脂等の
接着剤で付着する。絶縁フイルム24の一主面に
は導電路25となる銅箔を貼着しておき、この銅
箔を選択的にエツチングして所望形状の導電路2
5と形成する。導電路25は両端に実装するプリ
ント基板の電極に半田付けするパツドを配列し、
パツドから導電路25を絶縁フイルム24上に延
在させる。回路素子26が固着される導電路25
の部分は基板21全体に位置する様に設計し、基
板21の折曲部分を除いて半導体集積回路、チツ
プ抵抗あるいはチツプコンデンサー等の複数の回
路素子を導電路25上に固着し、金属基板21を
折曲げるものである。
(b) Prior art As shown in Figure 2, in a conventional hybrid integrated circuit, a metal plate 21 is formed of aluminum with good thermal conductivity and has a thickness of 0.5 to 1.0 mm, and its surface is coated with an aluminum oxide film. good. An elongated notch hole 22 is formed by press punching in the central part of the metal plate 21, which is the bent part.
A plurality of connected bodies are provided in which the metal substrate 21 and the metal substrate 21 remain as they are. The connecting body has the function of integrally supporting the metal substrate 21 and maintaining its regular shape even when bent. The insulating film 24 is made of polyimide or the like, and is attached to substantially the entire surface of one principal surface of the metal substrate 21 with an adhesive such as epoxy resin. A copper foil that will become the conductive path 25 is pasted on one main surface of the insulating film 24, and this copper foil is selectively etched to form the conductive path 2 in a desired shape.
Form 5. The conductive path 25 has pads arranged at both ends to be soldered to the electrodes of the printed circuit board to be mounted.
A conductive path 25 extends from the pad onto the insulating film 24. Conductive path 25 to which circuit element 26 is fixed
The part is designed to be located on the entire board 21, and a plurality of circuit elements such as semiconductor integrated circuits, chip resistors, or chip capacitors are fixed on the conductive path 25 except for the bent part of the board 21, and the metal board 21 is It is something that bends.

上述した同様の技術は特願昭58−16576号に記
載されている。
A technique similar to that described above is described in Japanese Patent Application No. 16576/1983.

(ハ) 考案が解決しようとする問題点 しかしながら、従来の混成集積回路は金属基板
21の折曲げ部分となる所に切欠孔22を設けて
折曲げ配置していたので、その切欠孔22の部分
が金属基板21の無い状態となるためにシールド
効果が悪くなる問題があつた。
(c) Problems to be solved by the invention However, since the conventional hybrid integrated circuit has a notch hole 22 provided at the bent portion of the metal substrate 21 and is arranged in a bent position, the portion of the notch hole 22 Since there is no metal substrate 21, there is a problem that the shielding effect deteriorates.

そこで斯上の問題を解決するために第3図に示
す如く、金属基板11の折曲げ部分に溝部12を
設け、その溝部12内に絶縁フイルム13及び導
電路14を収納する様に折曲げる混成集積回路を
考案した。この考案において金属基板11に鉄を
用いた場合、鉄の腐食を防止するために金属基板
11の露出面側にニツケルあるいは錫等をめつき
して腐食防止を行わなければならなかつた。
Therefore, in order to solve this problem, as shown in FIG. 3, a groove 12 is provided in the bent part of the metal substrate 11, and the insulating film 13 and the conductive path 14 are bent in the groove 12. Invented the integrated circuit. In this invention, when iron is used for the metal substrate 11, the exposed surface of the metal substrate 11 must be plated with nickel or tin to prevent corrosion.

しかしながら、ニツケルあるいは錫を用いてめ
つきを行うと金属基板11を折曲げる際に折曲げ
部分でニツケル、錫の両者は硬質なために基板の
折曲げに対して追従できないために折曲げ部分で
割れる欠点があり、且つ、前述した両者の金属は
鉄よりもイオン化傾向が小さいために基板が露出
した場合、基板の方が先に腐食する欠点があつ
た。
However, when plating is performed using nickel or tin, when the metal substrate 11 is bent, the bending portion cannot follow the bending of the substrate because both nickel and tin are hard. It has the disadvantage of cracking, and since both metals mentioned above have a smaller ionization tendency than iron, when the substrate is exposed, the substrate corrodes first.

(ニ) 問題点を解決するための手段 本考案は上述した点に鑑みてなされたものであ
り、第1図に示す如く、鉄基板1の折曲げ部分に
溝部2を設け、鉄基板1の一主面に絶縁フイルム
3を貼着し、その絶縁フイルム3上に所望形状の
導電路4を形成して、その導電路4上に複数の回
路素子5を固着した後、溝部2内に絶縁フイルム
3及び導電路4を収納する様に鉄基板1を折曲げ
る混成集積回路の鉄基板1に露出面側に鉄よりイ
オン化傾向の大きい亜鉛メツキ層6を設けて解決
するものである。
(d) Means for solving the problems The present invention has been made in view of the above-mentioned points, and as shown in FIG. After pasting an insulating film 3 on one main surface, forming a conductive path 4 of a desired shape on the insulating film 3, and fixing a plurality of circuit elements 5 on the conductive path 4, an insulating film 3 is placed in the groove 2. This problem is solved by providing a galvanized layer 6, which has a higher ionization tendency than iron, on the exposed side of the iron substrate 1 of the hybrid integrated circuit, in which the iron substrate 1 is bent so as to accommodate the film 3 and the conductive path 4.

(ホ) 作用 斯上の如く、鉄基板1の露出面側に鉄よりもイ
オン化傾向の大きい金属の亜鉛メツキ層6を設け
ることにより、基板1の折曲げを行つても亜鉛が
軟質な金属であるので基板1の折曲げ部に追従し
折曲げ部で割れる恐れがなくなる。
(E) Effect As described above, by providing the galvanized layer 6 of a metal with a higher ionization tendency than iron on the exposed surface side of the iron substrate 1, even if the substrate 1 is bent, the zinc is a soft metal. This eliminates the risk of following the bent portion of the substrate 1 and breaking at the bent portion.

(ヘ) 実施例 以下に第1図に示した実施例に基づいて本考案
を詳細に説明する。
(F) Embodiment The present invention will be explained in detail below based on the embodiment shown in FIG.

本考案の混成集積回路は第1図に示す如く、鉄
基板1と、鉄基板1の折曲げ部分に設けられた溝
部2と、フレキシブルな絶縁フイルム3と、絶縁
フイルム3上に設けられた導電路4と、導電路4
上に固着した半導体集積回路、チツプ抵抗、ある
いはチツプコンデンサー等の複数の回路素子5
と、鉄基板1露出面側に設けた亜鉛メツキ層6と
から構成される。
As shown in FIG. 1, the hybrid integrated circuit of the present invention includes an iron substrate 1, a groove 2 provided at a bent portion of the iron substrate 1, a flexible insulating film 3, and a conductive film provided on the insulating film 3. path 4 and conductive path 4
A plurality of circuit elements 5 such as semiconductor integrated circuits, chip resistors, or chip capacitors fixed on the top
and a galvanized layer 6 provided on the exposed surface side of the iron substrate 1.

本考案の特徴とするところは鉄基板1の基板露
出面側に亜鉛メツキ層6を設けるところにある。
亜鉛メツキ層6は通常用いる電気メツキ法で基板
1表面に10〜20μの厚さで形成される。基板1表
面に亜鉛メツキ層6を形成した後に鉄基板1の折
曲げ部分となる所に溝部2を設ける。溝部2は基
板1の厚さ0.5〜1.0mm厚に対して巾1.5〜3.0mm、
深さ0.15〜0.5mmでエツチング又は機械的に形成
され、その形状は基板1を折曲げた際に絶縁フイ
ルム3及び導電路4が収納できる形状であれば任
意であり、例えばV字型、凹型、U字型が好まし
い。鉄基板1の折曲げ部分に溝部2を設けた後
に、その基板1上にフレキシブルなポリイミド樹
脂等の絶縁フイルム3を貼着し、更にその面上に
銅箔を貼着し、銅箔を選択的にエツチングして所
望の導電路4を形成し、その導電路4上に回路素
子5を組み込んだ後、溝部2内に絶縁フイルム3
及び導電路4を収納する様に鉄基板1を折曲げて
も基板1露出面に設けた亜鉛メツキ層6は折曲げ
に対して容易に追従するために折曲げ部分でメツ
キ層6が割れる恐れが無いものである。
The feature of the present invention is that a galvanized layer 6 is provided on the exposed surface side of the iron substrate 1.
The galvanized layer 6 is formed on the surface of the substrate 1 to a thickness of 10 to 20 microns by a commonly used electroplating method. After forming a galvanized layer 6 on the surface of a substrate 1, grooves 2 are provided at the bent portions of the iron substrate 1. The groove portion 2 has a width of 1.5 to 3.0 mm with respect to the thickness of the substrate 1 of 0.5 to 1.0 mm.
It is formed by etching or mechanically to a depth of 0.15 to 0.5 mm, and its shape can be any shape as long as it can accommodate the insulating film 3 and conductive path 4 when the substrate 1 is bent, such as a V-shape or a concave shape. , a U-shape is preferred. After providing a groove 2 in the bent part of the iron substrate 1, an insulating film 3 made of flexible polyimide resin or the like is pasted on the substrate 1, copper foil is further pasted on that surface, and the copper foil is selected. After etching the desired conductive path 4 and installing the circuit element 5 on the conductive path 4, an insulating film 3 is placed in the groove 2.
Even if the iron substrate 1 is bent to accommodate the conductive path 4, the galvanized layer 6 provided on the exposed surface of the substrate 1 easily follows the bending, so there is a risk that the galvanized layer 6 will crack at the bent portion. There is no such thing.

斯る本考案に依れば、鉄基板1の基板露出面側
に亜鉛メツキ層6を形成することにより、鉄基板
を折曲げても亜鉛は軟質なためにその折曲げに対
して十分追従することができるので従来の様に折
曲げ部で割れる心配がない。もし、折曲げ部で亜
鉛メツキ層が割れ鉄が露出したとしても亜鉛の方
が鉄よりもイオン化傾向が大きいために亜鉛の方
が先に腐食し鉄基板の腐食を遅らせる利点を有す
る。
According to the present invention, by forming the galvanized layer 6 on the exposed surface side of the iron substrate 1, even if the iron substrate is bent, the zinc is soft and can sufficiently follow the bending. Therefore, there is no need to worry about cracking at the bending part as in the conventional case. Even if the galvanized layer cracks at the bend and iron is exposed, zinc has a greater tendency to ionize than iron, so zinc corrodes first and has the advantage of delaying corrosion of the iron substrate.

(ト) 考案の効果 上述の如く、本考案に依れば、鉄基板を折曲げ
ても亜鉛は硬質なためにその折曲げ部に対して十
分追従することができるので従来の様に折曲げ部
で割れなくなるものである。仮に割れて基板が露
出しても亜鉛の方が鉄よりもイオン化傾向が大き
いために亜鉛の方が先に腐食し基板の腐食を遅ら
せる利点を有するものである。
(g) Effects of the invention As mentioned above, according to the invention, even if the iron substrate is bent, since zinc is hard, it can sufficiently follow the bent part, so it is not possible to bend the iron substrate as in the conventional method. It will not break in some parts. Even if the substrate were to be exposed due to cracking, zinc has a greater tendency to ionize than iron, so zinc corrodes first and has the advantage of delaying corrosion of the substrate.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の実施例を示す断面図、第2図
及び第3図は従来例を示す断面図である。 1……鉄基板、2……溝部、3……絶縁フイル
ム、4……導電路、5……回路素子、6……亜鉛
メツキ層。
FIG. 1 is a sectional view showing an embodiment of the present invention, and FIGS. 2 and 3 are sectional views showing a conventional example. DESCRIPTION OF SYMBOLS 1... Iron substrate, 2... Groove, 3... Insulating film, 4... Conductive path, 5... Circuit element, 6... Galvanized layer.

Claims (1)

【実用新案登録請求の範囲】 (1) 鉄基板と、該鉄基板の折曲げ部分に設けた溝
部と、前記鉄基板の一主面に設けた絶縁フイル
ムと、該絶縁フイルム上に設けた所望の導電路
と、該導電路上に固着された複数の回路素子と
を具備し、前記溝部内に前記絶縁フイルムおよ
び導電路を収納する様に前記鉄基板を折曲げる
混成集積回路において、前記鉄基板の反対主面
に鉄よりもイオン化傾向の大きい金属層を設け
ることを特徴とする混成集積回路。 (2) 実用新案登録請求の範囲第1項において、前
記鉄よりもイオン化傾向の大きい金属層として
亜鉛を用いることを特徴とする混成集積回路。
[Claims for Utility Model Registration] (1) An iron substrate, a groove provided in a bent portion of the iron substrate, an insulating film provided on one main surface of the iron substrate, and a desired portion provided on the insulating film. A hybrid integrated circuit comprising a conductive path and a plurality of circuit elements fixed on the conductive path, and wherein the iron substrate is bent so as to accommodate the insulating film and the conductive path in the groove. A hybrid integrated circuit characterized in that a metal layer having a higher ionization tendency than iron is provided on the opposite main surface of the circuit. (2) Utility Model Registration Claim 1: The hybrid integrated circuit according to claim 1, characterized in that zinc is used as the metal layer, which has a greater ionization tendency than iron.
JP7094386U 1986-05-12 1986-05-12 Expired - Lifetime JPH0536295Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7094386U JPH0536295Y2 (en) 1986-05-12 1986-05-12

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7094386U JPH0536295Y2 (en) 1986-05-12 1986-05-12

Publications (2)

Publication Number Publication Date
JPS62182576U JPS62182576U (en) 1987-11-19
JPH0536295Y2 true JPH0536295Y2 (en) 1993-09-14

Family

ID=30913045

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7094386U Expired - Lifetime JPH0536295Y2 (en) 1986-05-12 1986-05-12

Country Status (1)

Country Link
JP (1) JPH0536295Y2 (en)

Also Published As

Publication number Publication date
JPS62182576U (en) 1987-11-19

Similar Documents

Publication Publication Date Title
US8013713B2 (en) Resistor, particularly SMD resistor, and associated production method
JPS61193494A (en) Manufacture of polyimide circuit board
JPH03165501A (en) Chip type electric resistor and its manufacture
JPS6337496B2 (en)
US4925522A (en) Printed circuit assembly with contact dot
JP4582491B2 (en) Metal substrate
JP2886317B2 (en) Wiring board and method of manufacturing the same
JPS5819385B2 (en) Rouzukehouhou
JP2002231502A (en) Filletless type chip resistor and manufacturing method thereof
JPH1079568A (en) Manufacturing method of printed wiring board
JPH08264704A (en) Electronic component and printer equipped with the same
GB2175149A (en) Solder connection between flexible printed circuit board and conductor
JPH0519315B2 (en)
JPH0359591B2 (en)
JPS6225491A (en) Printed wiring board and making thereof
TW202543329A (en) Wiring circuit board
JPH024143B2 (en)
JPH0722059Y2 (en) The jumper chip
JPH0412680Y2 (en)
JPH0423322Y2 (en)
JPS60218900A (en) printed wiring board
JP2813576B2 (en) Circuit board
JPH113696A (en) Battery terminals
JPS6161988B2 (en)
JP2001143423A (en) Flexure