JPH0557678B2 - - Google Patents

Info

Publication number
JPH0557678B2
JPH0557678B2 JP59184326A JP18432684A JPH0557678B2 JP H0557678 B2 JPH0557678 B2 JP H0557678B2 JP 59184326 A JP59184326 A JP 59184326A JP 18432684 A JP18432684 A JP 18432684A JP H0557678 B2 JPH0557678 B2 JP H0557678B2
Authority
JP
Japan
Prior art keywords
memory
data
input
comparison
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59184326A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6161292A (ja
Inventor
Hideki Nishimori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59184326A priority Critical patent/JPS6161292A/ja
Publication of JPS6161292A publication Critical patent/JPS6161292A/ja
Publication of JPH0557678B2 publication Critical patent/JPH0557678B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)
JP59184326A 1984-09-03 1984-09-03 メモリ装置 Granted JPS6161292A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59184326A JPS6161292A (ja) 1984-09-03 1984-09-03 メモリ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59184326A JPS6161292A (ja) 1984-09-03 1984-09-03 メモリ装置

Publications (2)

Publication Number Publication Date
JPS6161292A JPS6161292A (ja) 1986-03-29
JPH0557678B2 true JPH0557678B2 (de) 1993-08-24

Family

ID=16151365

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59184326A Granted JPS6161292A (ja) 1984-09-03 1984-09-03 メモリ装置

Country Status (1)

Country Link
JP (1) JPS6161292A (de)

Also Published As

Publication number Publication date
JPS6161292A (ja) 1986-03-29

Similar Documents

Publication Publication Date Title
US6392910B1 (en) Priority encoder with multiple match function for content addressable memories and methods for implementing the same
JP3316001B2 (ja) 半導体メモリに対するデータ伝達方法およびこの方法を実施するための半導体メモリ
US6519675B1 (en) Two step memory device command buffer apparatus and method and memory devices and computer systems using same
US5537354A (en) Semiconductor memory device and method of forming the same
US5852569A (en) Content addressable memory multiple match detection circuit
US4712190A (en) Self-timed random access memory chip
JP2538067B2 (ja) 条件書き込み手段を有するランダム・アクセス・メモリ回路
US6415374B1 (en) System and method for supporting sequential burst counts in double data rate (DDR) synchronous dynamic random access memories (SDRAM)
US6741520B1 (en) Integrated data input sorting and timing circuit for double data rate (DDR) dynamic random access memory (DRAM) devices
US4799198A (en) Image memory
EP0145497A2 (de) Integrierte Halbleiterschaltungsanordnung
US6542569B2 (en) Memory device command buffer apparatus and method and memory devices and computer systems using same
JPH08263985A (ja) 半導体記憶装置
US4103823A (en) Parity checking scheme for detecting word line failure in multiple byte arrays
JP4347439B2 (ja) 内容アドレスメモリシステム
JPH0642313B2 (ja) 半導体メモリ
JPH05120209A (ja) バスシステム
JPS6010364A (ja) デイレクトリ・メモリ・システム
JPH0557678B2 (de)
JPH05127872A (ja) 半導体集積回路
EP0714100B1 (de) Synchrone Speicheranordnung
JPH0371327A (ja) 非同期比較動作を行う2進大小比較器および比較器セルとその方法
KR920008446B1 (ko) 마이크로 프로세서
US7143257B2 (en) Method and apparatus of a smart decoding scheme for fast synchronous read in a memory system
JPH0414438B2 (de)

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term