JPH0563054B2 - - Google Patents
Info
- Publication number
- JPH0563054B2 JPH0563054B2 JP61209794A JP20979486A JPH0563054B2 JP H0563054 B2 JPH0563054 B2 JP H0563054B2 JP 61209794 A JP61209794 A JP 61209794A JP 20979486 A JP20979486 A JP 20979486A JP H0563054 B2 JPH0563054 B2 JP H0563054B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- circuit
- input
- emitter
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
- H03K19/088—Transistor-transistor logic
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/013—Modifications for accelerating switching in bipolar transistor circuits
- H03K19/0136—Modifications for accelerating switching in bipolar transistor circuits by means of a pull-up or down element
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/789,250 US4656367A (en) | 1985-10-18 | 1985-10-18 | Speed up of up-going transition of TTL or DTL circuits under high _capacitive load |
| US789250 | 1985-10-18 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6298914A JPS6298914A (ja) | 1987-05-08 |
| JPH0563054B2 true JPH0563054B2 (fr) | 1993-09-09 |
Family
ID=25147050
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61209794A Granted JPS6298914A (ja) | 1985-10-18 | 1986-09-08 | 高速集積回路チツプ |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4656367A (fr) |
| EP (1) | EP0219040B1 (fr) |
| JP (1) | JPS6298914A (fr) |
| CA (1) | CA1263716A (fr) |
| DE (1) | DE3676620D1 (fr) |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3439186A (en) * | 1965-10-18 | 1969-04-15 | Motorola Inc | Diode transistor logic circuit having improved turn-on drive |
| US3491251A (en) * | 1965-12-20 | 1970-01-20 | Motorola Inc | Logic circuit having noise immunity capability which exceeds one-half the logic swing in both directions |
| US3457435A (en) * | 1965-12-21 | 1969-07-22 | Rca Corp | Complementary field-effect transistor transmission gate |
| US3576445A (en) * | 1968-04-01 | 1971-04-27 | Bell Telephone Labor Inc | Transistor logic arrangements |
| US3603816A (en) * | 1968-08-09 | 1971-09-07 | Bunker Ramo | High speed digital circuits |
| US3560760A (en) * | 1970-02-02 | 1971-02-02 | Texas Instruments Inc | Logic nand gate circuits |
| JPS555295B2 (fr) * | 1971-09-10 | 1980-02-05 | ||
| US3727081A (en) * | 1971-10-15 | 1973-04-10 | Motorola Inc | Regulator for controlling capacitor charge to provide complex waveform |
| DE2351128B2 (de) * | 1973-10-11 | 1976-05-20 | Siemens AG, 1000 Berlin und 8000 München | Schaltungsanordnung zum periodischen anschalten einer kapazitiven last an eine speisespannungsquelle |
| US3867644A (en) * | 1974-01-07 | 1975-02-18 | Signetics Corp | High speed low power schottky integrated logic gate circuit with current boost |
| JPS50142128A (fr) * | 1974-05-07 | 1975-11-15 | ||
| CH609200B (fr) * | 1975-08-08 | Ebauches Sa | Dispositif pour maintenir dans un etat determine le potentiel electrique d'un point d'un circuit electronique. | |
| GB1562774A (en) * | 1976-03-26 | 1980-03-19 | Ibm | Circuits for generating sequences of signals |
| US4070589A (en) * | 1976-10-29 | 1978-01-24 | The Singer Company | High speed-high voltage switching with low power consumption |
| US4071783A (en) * | 1976-11-29 | 1978-01-31 | International Business Machines Corporation | Enhancement/depletion mode field effect transistor driver |
| DE2804142C3 (de) * | 1978-01-31 | 1982-02-11 | Siemens AG, 1000 Berlin und 8000 München | Schaltungsanordnung zur Kompensation von Verlustströmen, die in einem zur Verstärkungsregelung von integrierten, breitbandigen Differenzverstärkern verwendeten dynamischen Widerstand durch parasitäre Transistoren bedingt sind |
| US4239981A (en) * | 1978-09-25 | 1980-12-16 | Ampex Corporation | Fast semiconductor digital logic inverter gate |
| DE3072118D1 (en) * | 1979-12-26 | 1988-09-22 | Toshiba Kk | A driver circuit for charge coupled device |
| US4344003A (en) * | 1980-08-04 | 1982-08-10 | Rca Corporation | Low power voltage multiplier circuit |
| US4491748A (en) * | 1981-04-16 | 1985-01-01 | International Business Machines Corporation | High performance FET driver circuit |
| US4458162A (en) * | 1981-07-10 | 1984-07-03 | International Business Machines Corporation | TTL Logic gate |
-
1985
- 1985-10-18 US US06/789,250 patent/US4656367A/en not_active Expired - Fee Related
-
1986
- 1986-04-22 CA CA000507289A patent/CA1263716A/fr not_active Expired
- 1986-09-08 JP JP61209794A patent/JPS6298914A/ja active Granted
- 1986-10-07 DE DE8686113860T patent/DE3676620D1/de not_active Expired - Lifetime
- 1986-10-07 EP EP86113860A patent/EP0219040B1/fr not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| EP0219040A2 (fr) | 1987-04-22 |
| CA1263716A (fr) | 1989-12-05 |
| DE3676620D1 (de) | 1991-02-07 |
| EP0219040A3 (en) | 1987-07-01 |
| US4656367A (en) | 1987-04-07 |
| JPS6298914A (ja) | 1987-05-08 |
| EP0219040B1 (fr) | 1990-12-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4948991A (en) | Load controlled ECL transient driver | |
| KR900000106B1 (ko) | 에미터 결합논리(ecl)회로 | |
| US4926065A (en) | Method and apparatus for coupling an ECL output signal using a clamped capacitive bootstrap circuit | |
| KR890015425A (ko) | 바이폴라 트랜지스터와 cmos 트랜지스터를 사용한 반도체 집적회로 | |
| US4980579A (en) | ECL gate having dummy load for substantially reducing skew | |
| US4605870A (en) | High speed low power current controlled gate circuit | |
| JP2623918B2 (ja) | 出力バッファ回路 | |
| JPH02222216A (ja) | BiCMOSドライバ回路 | |
| EP0225431A2 (fr) | Circuit de compensation du courant de Miller tamponné | |
| US4112314A (en) | Logical current switch | |
| US4623803A (en) | Logic level translator circuit for integrated circuit semiconductor devices having transistor-transistor logic output circuitry | |
| US7667519B2 (en) | Biasing circuit for pass transistor for voltage level translator circuit | |
| US3358154A (en) | High speed, low dissipation logic gates | |
| EP0046498A1 (fr) | Circuit d'attaque du type "bootstrap" | |
| US5124582A (en) | Bi-cmos circuit with high-speed active pull-down output currents | |
| JPH0563054B2 (fr) | ||
| US5066874A (en) | Signal output circuit having bipolar transistor in output stage and arranged in cmos semiconductor integrated circuit | |
| JP2699823B2 (ja) | 半導体集積回路 | |
| US4709167A (en) | Three-state output buffer with anti-saturation control | |
| EP0344613B1 (fr) | Circuit TTL d'absorption de courant avec amélioration des performances lors des transitions de niveau haut vers bas en sortie | |
| JPH0212867A (ja) | 半導体集積回路 | |
| US4682056A (en) | Switching circuit having low speed/power product | |
| JP3014025B2 (ja) | BiCMOS論理集積回路 | |
| KR930007564B1 (ko) | Fet 풀다운 부하를 가지는 ecl 회로 | |
| EP0130339A2 (fr) | Circuit logique à grande vitesse et faible consommation |