JPH0564827B2 - - Google Patents
Info
- Publication number
- JPH0564827B2 JPH0564827B2 JP6713188A JP6713188A JPH0564827B2 JP H0564827 B2 JPH0564827 B2 JP H0564827B2 JP 6713188 A JP6713188 A JP 6713188A JP 6713188 A JP6713188 A JP 6713188A JP H0564827 B2 JPH0564827 B2 JP H0564827B2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- receiving
- signal
- transmitting
- fifo memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6713188A JPH01240963A (ja) | 1988-03-23 | 1988-03-23 | プロセッサ間通信装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6713188A JPH01240963A (ja) | 1988-03-23 | 1988-03-23 | プロセッサ間通信装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01240963A JPH01240963A (ja) | 1989-09-26 |
| JPH0564827B2 true JPH0564827B2 (2) | 1993-09-16 |
Family
ID=13336038
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6713188A Granted JPH01240963A (ja) | 1988-03-23 | 1988-03-23 | プロセッサ間通信装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01240963A (2) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12298833B2 (en) | 2020-06-26 | 2025-05-13 | Intel Corporation | Performance level control in a data processing apparatus |
| US12175249B2 (en) * | 2023-01-04 | 2024-12-24 | Mercedes-Benz Group AG | System, device and/or method for processing signal streams |
-
1988
- 1988-03-23 JP JP6713188A patent/JPH01240963A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH01240963A (ja) | 1989-09-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5195185A (en) | Dynamic bus arbitration with concurrent same bus granting every cycle | |
| US5280584A (en) | Two-way data transfer apparatus | |
| US4965793A (en) | Method and apparatus for interfacing a system control unit for a multi-processor | |
| US5093780A (en) | Inter-processor transmission system having data link which automatically and periodically reads and writes the transfer data | |
| JPS5847050B2 (ja) | 入出力割込みシステム | |
| JPH036534B2 (2) | ||
| JPH0713926A (ja) | バッファ制御回路及びその操作方法 | |
| US4853847A (en) | Data processor with wait control allowing high speed access | |
| CA2407407A1 (en) | A low latency fifo circuit for mixed clock systems | |
| US4580243A (en) | Circuit for duplex synchronization of asynchronous signals | |
| US6567321B2 (en) | Semiconductor memory device using dedicated command and address strobe signal and associated method | |
| JPH0564827B2 (2) | ||
| US4493052A (en) | Method and arrangement for the monitored transfer of control signals at interfaces of digital systems | |
| JP3413894B2 (ja) | シリアル伝送装置 | |
| JPS6061859A (ja) | マイクロコンピュ−タのデ−タ通信方式 | |
| JPS6130300B2 (2) | ||
| JPH02211571A (ja) | 情報処理装置 | |
| JPS5844426Y2 (ja) | プロセッサ間情報転送装置 | |
| KR900005452B1 (ko) | 마이크로 프로세서의 데이터 처리속도를 개선한 회로 | |
| SU1520530A1 (ru) | Устройство дл сопр жени ЭВМ с каналом св зи | |
| JPS5953959A (ja) | 共有メモリ装置 | |
| JPS63184859A (ja) | 共有メモリ転送装置 | |
| JPS6250940A (ja) | 主記憶装置制御方式 | |
| JPH04288654A (ja) | データ伝送方式 | |
| JPH0756645B2 (ja) | データ処理装置 |