JPH0572525B2 - - Google Patents

Info

Publication number
JPH0572525B2
JPH0572525B2 JP59187050A JP18705084A JPH0572525B2 JP H0572525 B2 JPH0572525 B2 JP H0572525B2 JP 59187050 A JP59187050 A JP 59187050A JP 18705084 A JP18705084 A JP 18705084A JP H0572525 B2 JPH0572525 B2 JP H0572525B2
Authority
JP
Japan
Prior art keywords
zero point
point correction
circuit
output
sensor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59187050A
Other languages
Japanese (ja)
Other versions
JPS6165113A (en
Inventor
Toshikazu Onda
Masayoshi Tamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meidensha Electric Manufacturing Co Ltd
Original Assignee
Meidensha Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Meidensha Electric Manufacturing Co Ltd filed Critical Meidensha Electric Manufacturing Co Ltd
Priority to JP59187050A priority Critical patent/JPS6165113A/en
Publication of JPS6165113A publication Critical patent/JPS6165113A/en
Publication of JPH0572525B2 publication Critical patent/JPH0572525B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Indication And Recording Devices For Special Purposes And Tariff Metering Devices (AREA)

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、零点補正機能を持つたセンサ回路に
関する。
DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention relates to a sensor circuit having a zero point correction function.

従来の技術 一般に、測定・制御には光量、変位、速度など
様々なかたちの検出対象の物理量を電気信号に変
換する種々のセンサが使用される。このセンサの
主要部になる変換器は、一般的に物理的変位(例
えば光量や角度の変化)を電気的な変位(例えば
電流値や抵抗値の変化)に変換する検出端と、こ
の検出端に得る電気的変位を信号処理可能なレベ
ルまで増幅するブリアンプとで構成される。第2
図Aは光センサ変換器をその零点補正回路と共に
示し、検出端としてのフオトダイオードPDで入
力光量に比例した電流(DC0〜1mA)を得、こ
の電流をブリアンプPAで電圧信号(0〜10V)
に変換増幅する。第2図Bは角度センサ変換器を
示し、ポテンシヨメータPMを角度検出端として
分圧電圧として取出し、この電圧を電圧ボロワ
VFでインピーダンス変換する。
2. Description of the Related Art In general, various sensors are used for measurement and control, which convert various physical quantities to be detected, such as light intensity, displacement, and speed, into electrical signals. The converter, which is the main part of this sensor, generally has a detection end that converts physical displacement (for example, changes in light intensity or angle) into electrical displacement (for example, changes in current value or resistance value), and this detection end. It consists of a pre-amplifier that amplifies the electrical displacement obtained in the process to a level that can be processed as a signal. Second
Figure A shows the optical sensor converter together with its zero point correction circuit. A photodiode PD serves as the detection end to obtain a current (DC 0 to 1 mA) proportional to the amount of input light, and this current is converted to a voltage signal (0 to 10 V) by the pre-amplifier PA.
Convert and amplify. Figure 2B shows the angle sensor converter, which extracts a divided voltage using the potentiometer PM as the angle detection end, and outputs this voltage as a voltage booster.
Convert impedance with VF.

これらセンサ変換器では、特に検出端にはそれ
が配置される環境(温度、湿度等)の変化や検出
端自体の経年変化などで零点の変化、いわゆる零
ドリフトが少なからず存在する。この零ドリフト
補償には第2図Aに示すように、可変抵抗器VR
と電流変換用抵抗器R1によるゼロ調整回路を設
け、補正時に入力光量を零にして可変抵抗器VR
を調整して出力電圧V0が零にするものがある。
In these sensor converters, there is a considerable amount of change in the zero point, so-called zero drift, due to changes in the environment (temperature, humidity, etc.) in which the sensor converter is placed, aging of the detection end itself, etc., especially at the detection end. For this zero drift compensation, as shown in Figure 2A, a variable resistor VR is used.
A zero adjustment circuit is provided using a current conversion resistor R1 and a variable resistor VR to set the input light amount to zero during correction.
There is a device that adjusts the output voltage V 0 to zero.

また、第3図には工業プロセスや検査工程で使
用される零点補正回路を示す。この場合、検出端
1とブリアンプ2からなるセンサ変換器の出力
V0を差動増幅器3の一方の入力とし、その他方
の入力にホールド回路4の出力VHとしてその差
分を零補償した出力V0′とし得るようにしている。
ここで、ホールド回路4は検出端1の物理量を零
にしたときのブリアンプ2の出力を取込んで記憶
し、その後はブリアンプ2の出力から引算するホ
ールド回路4の出力VHとする。
Further, FIG. 3 shows a zero point correction circuit used in industrial processes and inspection processes. In this case, the output of the sensor converter consisting of the detection end 1 and pre-amplifier 2
V 0 is set as one input of the differential amplifier 3, and the output V H of the hold circuit 4 is set as the other input so that the difference can be outputted as an output V 0 ' with zero compensation.
Here, the hold circuit 4 captures and stores the output of the pre-amplifier 2 when the physical quantity at the detection end 1 is set to zero, and thereafter uses it as the output V H of the hold circuit 4 which is subtracted from the output of the pre-amplifier 2.

この従来例では零補正を第2図Aのように可変
抵抗を調整するという煩わしい作業を不要にして
測定時にホールド回路4の入力にブリアンプ2の
出力を与えるスイツチ5の簡単な操作で済み、零
補正を頻繁に数多く行なう必要のある工業プロセ
スや検査工程に多く採用される。
In this conventional example, the zero correction does not require the troublesome work of adjusting the variable resistor as shown in FIG. It is often used in industrial processes and inspection processes that require frequent corrections.

発明が解決しようとする問題点 第3図に示す従来の零点補正回路は、補正操作
が簡単で検出端及びブリアンプを含んだセンサ変
換器全体の零点補正ができる。しかし、ホールド
回路4はコンデンサの充電記憶を利用するため、
自然放電によるドリフトが存在する。このドリフ
トは少なくするにはコンデンサの静電容量を大き
くすれば良いが、ブリアンプ出力電流が比較的小
さいことからその充電に時間がかかりスイツチ5
を押す時間が長くなり、迅速な測定を難しくす
る。また、最終段になる差動増幅器3については
そのドリフトを補償できないため、依然としてド
リフト分が残る問題がある。
Problems to be Solved by the Invention The conventional zero point correction circuit shown in FIG. 3 has a simple correction operation and can perform zero point correction of the entire sensor converter including the detection end and pre-amplifier. However, since the hold circuit 4 uses the charge memory of the capacitor,
There is drift due to spontaneous discharge. This drift can be reduced by increasing the capacitance of the capacitor, but since the output current of the pre-amplifier is relatively small, it takes time to charge it, and the switch 5
This increases the time it takes to press , making quick measurements difficult. Further, since the drift of the differential amplifier 3, which is the final stage, cannot be compensated for, there is still a problem that the drift remains.

問題点を解決するための手段 本発明は、センサ変換器の出力と零点補正信号
との差をセンサ出力とする差動増幅器と、該セン
サ出力と零点補正信号との和をとる加算回路と、
この加算回路の出力を零点補正時にデイジタル信
号に変換して記憶しこの内容をアナログ信号に戻
して前記零点補正信号として出力する記憶回路と
を備える。
Means for Solving the Problems The present invention provides: a differential amplifier whose sensor output is the difference between the output of a sensor converter and a zero point correction signal; an adder circuit which takes the sum of the sensor output and the zero point correction signal;
A storage circuit is provided which converts the output of the adder circuit into a digital signal at the time of zero point correction, stores it, converts the content back into an analog signal, and outputs the converted signal as the zero point correction signal.

作 用 センサ変換器の入力物理量の変位を零にした状
態では、センサ変換器の出力にはドリフト分が現
われ、このドリフト分と記憶回路の零点補正値と
の差分を差動増幅器に得て該差分に加算回路で零
点補正値を加えることにより加算回路にはドリフ
ト分が現われ、これを記憶回路の新たな記憶デー
タとして零点補正値とすることで差動増幅器の出
力にはドリフト分を除いた零にし、零点補正値は
該ドリフト分にする。そして、差動増幅器等の各
要素のドリフト分も含めて補正した零点補正を
し、記憶回路は記憶データを次回補正まで破壊さ
れることなく保持する。
Operation When the displacement of the input physical quantity of the sensor converter is set to zero, a drift component appears in the output of the sensor converter, and the difference between this drift component and the zero point correction value of the memory circuit is obtained by the differential amplifier and the corresponding value is calculated. By adding the zero point correction value to the difference in the adder circuit, a drift amount appears in the adder circuit, and by using this as the zero point correction value as new stored data in the memory circuit, the drift amount is removed from the output of the differential amplifier. The value is set to zero, and the zero point correction value is set to the amount of the drift. Then, the zero point correction is performed including the drift of each element such as the differential amplifier, and the storage circuit holds the stored data without being destroyed until the next correction.

実施例 第1図は本発明の一実施例を示す回路図であ
る。検出端1及びブリアンプ2による物理量の検
出信号V0は差動増幅器3の一方の入力にされる。
差動増幅器3の出力はセンサ出力V0′として取出
されるほかに加算回路6の一方の加算入力にされ
る。差動増幅器3及び加算回路6の他方の入力に
は零点補正値eが与えられる。加算回路6の出力
はA/D変換器7の変換入力にされる。ラツチ回
路8はA/D変換器7の変換データを一時記憶す
るために取込む。D/A変換器9はラツチ回廊8
の記憶データをアナログ信号に変換して零点補正
値として出力する。コントロール回路10は変換
器7,9及びラツチ回路8の変換タイミング及び
ラツチタイミングを零点補正指令用スイツチ10
Aの投入で発生する。
Embodiment FIG. 1 is a circuit diagram showing an embodiment of the present invention. The detection signal V 0 of the physical quantity from the detection end 1 and the pre-amplifier 2 is input to one side of the differential amplifier 3 .
The output of the differential amplifier 3 is taken out as the sensor output V 0 ' and is also applied to one addition input of the addition circuit 6. A zero point correction value e is given to the other input of the differential amplifier 3 and the adder circuit 6. The output of the adder circuit 6 is used as a conversion input of an A/D converter 7. The latch circuit 8 takes in the conversion data of the A/D converter 7 for temporary storage. The D/A converter 9 is connected to the Latch corridor 8.
The stored data is converted into an analog signal and output as a zero point correction value. A control circuit 10 controls the conversion timing and latch timing of the converters 7 and 9 and the latch circuit 8 by using a switch 10 for commanding zero point correction.
It occurs when A is input.

こうした構成において、7〜10からなる記憶
回路は加算回路6の出力をデイジタル信号に変換
してラツチ回路8に記憶し、この記憶データに対
応するアナログ信号出力を零点補正値eとして出
力する。そして、ラツチ回路8の記憶データ更新
はスイツチ10Aの一時投入によつてコントロー
ル回路10がA/D変換器7への変換指令、次い
でラツチ回路8へのラツチ指令を夫々1回発して
行なわれる。またD/A変換器9にも変換指令を
発してラツチ回路8の記憶データに対応するアナ
ログ信号(零点補正値)を直流電圧として出力さ
せる。
In this configuration, the memory circuit 7 to 10 converts the output of the adder circuit 6 into a digital signal and stores it in the latch circuit 8, and outputs an analog signal output corresponding to this stored data as a zero point correction value e. The data stored in the latch circuit 8 is updated by temporarily turning on the switch 10A so that the control circuit 10 issues a conversion command to the A/D converter 7 and then a latch command to the latch circuit 8 once. A conversion command is also issued to the D/A converter 9 to output an analog signal (zero point correction value) corresponding to the data stored in the latch circuit 8 as a DC voltage.

零点補正時には検出端1の物理量入力を零にす
る。例えば、光センサであればその光入力をしや
断する。この状態でスイツチ10Aを投入して記
憶回路の記憶データを更新する前にはブリアンプ
2の出力V0と差動増幅器3の出力V0′との関係は
次の(1)式になる。
At the time of zero point correction, the physical quantity input at the detection end 1 is set to zero. For example, if it is an optical sensor, it will cut off its optical input. In this state, before the switch 10A is turned on to update the data stored in the storage circuit, the relationship between the output V 0 of the preamplifier 2 and the output V 0 ' of the differential amplifier 3 is expressed by the following equation (1).

V0′=V0−e+ed ……(1) ここで、edは差動増幅器3のドリフト分であ
る。次に、スイツチ10Aを投入すると、記憶デ
ータは加算回路6の出力になるV0′+eに更新さ
れて新しい零点補正値eNになる。
V 0 ′=V 0 −e+ed (1) Here, ed is the drift of the differential amplifier 3. Next, when the switch 10A is turned on, the stored data is updated to V 0 '+e, which is the output of the adder circuit 6, and becomes the new zero point correction value e N.

eN=V0′+e ……(2) この両式(1),(2)からeを消去すると V0−eN+ed=0 ……(3) となる。すなわち、更新された零点補正値eNによ
つて差動増幅器3の出力V0′=0になり、検出端
1、ブリアンプ2及び差動増幅器3の各ドリフト
分を補正した零点補正になる。この零点補正値e
は以後のセンサ動作に連続して与えられ、以後の
測定にドリフト分を無くす。しかも、eは加算回
路6、A/D変換器7、D/A変換器9の変換、
演算誤差分を含めた補正になるし、ラツチ回路8
によるデイジタル記憶でデータ破壊が起きること
はない。
e N =V 0 '+e...(2) If e is deleted from both equations (1) and (2), V 0 -e N +ed=0...(3). That is, the output V 0 ' of the differential amplifier 3 becomes 0 due to the updated zero point correction value e N , and the zero point correction is obtained by correcting the respective drifts of the detection end 1, the pre-amplifier 2, and the differential amplifier 3. This zero point correction value e
is applied continuously to subsequent sensor operations to eliminate drift in subsequent measurements. Furthermore, e is the conversion of the adder circuit 6, A/D converter 7, and D/A converter 9,
The correction includes the calculation error, and the latch circuit 8
Data corruption does not occur with digital storage.

発明の効果 本発明によれば、零点補正値をデイジタル量で
記憶保持するため、従来のコンデンサの充電電圧
によるアナログ量記憶に較べて記憶内容の変化や
記憶更新の手間(記憶操作頻度)、時間の問題が
解消される。また、零点補正値は出力端からフイ
ードバツク系を持つため、差動増幅器のドリフト
分及び記憶回路の各部ドリフト分も含めた補正値
になつて精度良い補正を得ることができる。
Effects of the Invention According to the present invention, since the zero point correction value is stored and held as a digital quantity, it is possible to reduce the change in memory contents, the effort (memory operation frequency), and the time required to update the memory, compared to the conventional analog quantity storage using the charging voltage of a capacitor. problem is solved. In addition, since the zero point correction value has a feedback system from the output end, the correction value includes the drift of the differential amplifier and the drift of each part of the memory circuit, making it possible to obtain highly accurate correction.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一実施例を示す回路図、第2
図A及び第2図Bはセンサ変換器を例示する回路
図、第3図は従来の零点補正センサ回路図であ
る。 1…検出端、2…ブリアンプ、3…差動増幅
器、6…加算回路、7…A/D変換器、8…ラツ
チ回路、9…D/A変換器、10…コントロール
回路、10A…零点補正指令用スイツチ。
Figure 1 is a circuit diagram showing one embodiment of the present invention, Figure 2 is a circuit diagram showing an embodiment of the present invention.
Figures A and 2B are circuit diagrams illustrating a sensor converter, and Figure 3 is a circuit diagram of a conventional zero point correction sensor. 1...Detection end, 2...Brieamp, 3...Differential amplifier, 6...Addition circuit, 7...A/D converter, 8...Latch circuit, 9...D/A converter, 10...Control circuit, 10A...Zero point correction Command switch.

Claims (1)

【特許請求の範囲】[Claims] 1 検出対象の物理量を検出端で電気信号に変換
しこの信号をブリアンプで信号処理可能なレベル
まで増幅するセンサ変換器と、この変換器の出力
と零点補正信号との差をセンサ出力とする差動増
幅器と、前記センサ出力と零点補正信号との和を
とる加算回路と、この加算回路の出力を零点補正
時にデイジタル信号に変換して記憶しこの内容を
アナログ信号に戻して前記零点補正信号として出
力する記憶回路とを備えたことを特徴とする零点
補正センサ回路。
1. A sensor converter that converts the physical quantity to be detected into an electrical signal at the detection end and amplifies this signal to a level that can be processed by a preamplifier, and a sensor output that is the difference between the output of this converter and the zero point correction signal. a dynamic amplifier, an adder circuit that sums the sensor output and the zero point correction signal, and the output of this adder circuit is converted into a digital signal and stored during zero point correction, and this content is returned to an analog signal to be used as the zero point correction signal. A zero point correction sensor circuit comprising: a memory circuit for outputting data;
JP59187050A 1984-09-06 1984-09-06 Sensor circuit with zero point compensation Granted JPS6165113A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59187050A JPS6165113A (en) 1984-09-06 1984-09-06 Sensor circuit with zero point compensation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59187050A JPS6165113A (en) 1984-09-06 1984-09-06 Sensor circuit with zero point compensation

Publications (2)

Publication Number Publication Date
JPS6165113A JPS6165113A (en) 1986-04-03
JPH0572525B2 true JPH0572525B2 (en) 1993-10-12

Family

ID=16199295

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59187050A Granted JPS6165113A (en) 1984-09-06 1984-09-06 Sensor circuit with zero point compensation

Country Status (1)

Country Link
JP (1) JPS6165113A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4153266B2 (en) * 2002-09-02 2008-09-24 ポリマテック株式会社 Analog switch output value correction method, computer program, and analog switch
JP6439865B2 (en) * 2015-04-15 2018-12-19 理化工業株式会社 Sensor signal converter and sensor signal conversion method

Also Published As

Publication number Publication date
JPS6165113A (en) 1986-04-03

Similar Documents

Publication Publication Date Title
US4590458A (en) Offset removal in an analog to digital conversion system
US4800513A (en) Auto-calibrated sensor system
US5469071A (en) Resistor sensor input apparatus
EP0527305B1 (en) Phase compensation for electromagnetic resolvers
JPH0645942A (en) Ratio analog-to-digital converter correcting non-ratio offset
US5121051A (en) Method and apparatus for measuring small electrical signals
US5532582A (en) Analog input apparatus
US4290023A (en) Voltage offset circuit for auto-zero low voltage amplifier
US4031533A (en) Differential floating dual slope converter
JPH0664678B2 (en) Analog input device
US4793187A (en) Circuit arrangement for the compensation of temperature-dependent and temperature-independent drift and for the compensation of the sensitivity of a capacitive sensor
JPH02230869A (en) Gain control circuit
JPS62218813A (en) Pressure detector
JPH0818353A (en) Operational amplifier circuit
JPS6165113A (en) Sensor circuit with zero point compensation
JPH05110350A (en) Input offset voltage correction device
JP2812132B2 (en) Multiplication circuit with calibration function
JPS6165112A (en) Sensor circuit with zero point compensation
JPH0537248Y2 (en)
JPH02213783A (en) Automatic zero point adjusting circuit
JPH06258127A (en) Capacitance type level meter
US4502784A (en) Analyzer compensation circuit
JPS63305203A (en) Bridge output processing circuit in strain detector
JP2516647Y2 (en) Temperature compensation circuit
JPH0220654Y2 (en)

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term