JPH057649Y2 - - Google Patents
Info
- Publication number
- JPH057649Y2 JPH057649Y2 JP13318888U JP13318888U JPH057649Y2 JP H057649 Y2 JPH057649 Y2 JP H057649Y2 JP 13318888 U JP13318888 U JP 13318888U JP 13318888 U JP13318888 U JP 13318888U JP H057649 Y2 JPH057649 Y2 JP H057649Y2
- Authority
- JP
- Japan
- Prior art keywords
- converter
- amplitude
- waveform generation
- variable attenuator
- waveform
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000006243 chemical reaction Methods 0.000 claims description 3
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- ZAKOWWREFLAJOT-CEFNRUSXSA-N D-alpha-tocopherylacetate Chemical compound CC(=O)OC1=C(C)C(C)=C2O[C@@](CCC[C@H](C)CCC[C@H](C)CCCC(C)C)(C)CCC2=C1C ZAKOWWREFLAJOT-CEFNRUSXSA-N 0.000 description 1
- 230000002238 attenuated effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
Landscapes
- Analogue/Digital Conversion (AREA)
- Measuring Instrument Details And Bridges, And Automatic Balancing Devices (AREA)
Description
【考案の詳細な説明】
「産業上の利用分野」
この考案は各種のアナログ回路の試験に用いる
ために高速信号を発生させる高速波形発生装置に
関する。[Detailed Description of the Invention] "Industrial Application Field" This invention relates to a high-speed waveform generator that generates high-speed signals for use in testing various analog circuits.
「従来の技術」
第2図乃至第5図に従来の波形発生装置を示
す。第2図に示す波形発生装置は2個の乗算器
1,2と、波形発生用DA変換器3とによつて構
成される。"Prior Art" A conventional waveform generator is shown in FIGS. 2 to 5. The waveform generation device shown in FIG. 2 is composed of two multipliers 1 and 2 and a waveform generation DA converter 3.
乗算器1は波形データSIGに振幅校正データ
AMCを乗算し、その乗算結果を波形発生用DA
変換器3に与える動作を行なう。 Multiplier 1 adds amplitude calibration data to waveform data SIG
Multiply AMC and use the multiplication result as waveform generation DA
The operation to apply to the converter 3 is performed.
乗算器2は振幅データAMに校正データCALを
乗算し、その乗算の結果得られる振幅校正データ
AMCをデイジタル乗算器1に与える動作を行な
う。 Multiplier 2 multiplies the amplitude data AM by the calibration data CAL, and outputs the amplitude calibration data obtained as a result of the multiplication.
The operation of supplying AMC to the digital multiplier 1 is performed.
波形発生用DA変換器3は基準電圧端子REFに
一定の基準電圧ECONを与え、この基準電圧を波
形発生の基準電圧として使つてDA変換し、アナ
ログ波形を出力する。 The waveform generation DA converter 3 applies a constant reference voltage ECON to the reference voltage terminal REF, performs DA conversion using this reference voltage as a reference voltage for waveform generation, and outputs an analog waveform.
第3図の例では乗算器1に波形データSIGと振
幅データAMを与え、そのデイジタル乗算結果
SIAMを波形発生用DA変換器3に入力する。4
は校正データCALが与えられ、校正データをア
ナログ電圧に変換し、そのアナログ電圧を波形発
生用DA変換器3の基準電圧端子REFに与え、波
形発生用DA変換器3から出力されるアナログ信
号の振幅値を校正する振幅校正用DA変換器を示
す。 In the example shown in Figure 3, waveform data SIG and amplitude data AM are given to multiplier 1, and the digital multiplication result is
Input SIAM to the waveform generation DA converter 3. 4
is given calibration data CAL, converts the calibration data into an analog voltage, applies the analog voltage to the reference voltage terminal REF of the DA converter 3 for waveform generation, and converts the analog signal output from the DA converter 3 for waveform generation. This figure shows an amplitude calibration DA converter that calibrates amplitude values.
第4図の例は波形発生用DA変換器3を前段に
配置し、その後段にレベル調整用DA変換器5を
設けた場合を示す。 The example in FIG. 4 shows a case in which the waveform generation DA converter 3 is placed at the front stage, and the level adjustment DA converter 5 is placed at the rear stage.
このレベル調整用DA変換器5に乗算器2から
振幅データAMと校正データCALを乗算した結果
得られる振幅校正データAMCを与え、波形発生
用DA変換器3で発生したアナログ信号の振幅を
レベル調整用DA変換器5で規定する構造とした
ものである。 The level adjustment DA converter 5 is given the amplitude calibration data AMC obtained by multiplying the amplitude data AM and the calibration data CAL from the multiplier 2, and the level of the amplitude of the analog signal generated by the waveform generation DA converter 3 is adjusted. The structure is defined in the DA converter 5 for use in the DA converter 5.
第5図の例では波形発生用DA変換器3と、こ
れの基準電圧端子REFに校正電圧を与える校正
データ用DA変換器4と、レベル調整用DA変換
器5とによつて校正され、校正用DA変換器4に
よつて振幅値が校正されたアナログ信号をレベル
調整用DA変換器5の基準電圧端子REFに与え、
このレベル調整用DA変換器5のデイジタル入力
端子に振幅データAMが与えられて振幅値を規定
するように校正した場合を示す。 In the example shown in FIG. 5, the calibration is performed by a DA converter 3 for waveform generation, a DA converter 4 for calibration data that applies a calibration voltage to its reference voltage terminal REF, and a DA converter 5 for level adjustment. An analog signal whose amplitude value has been calibrated by the DA converter 4 for level adjustment is applied to the reference voltage terminal REF of the DA converter 5 for level adjustment,
A case is shown in which amplitude data AM is applied to the digital input terminal of the level adjustment DA converter 5 and calibration is performed to define the amplitude value.
「考案が解決しようとする課題」
第2図及び第3図に示した信号発生装置によれ
ば乗算器1において波形データSIGに振幅データ
AMを乗算し、その乗算結果をDA変換器3に与
える構造のため、振幅値を小さくすると波形発生
用DA変換器3から出力されるアナログ信号の波
形品位が悪くなる欠点がある。``Problem to be solved by the invention'' According to the signal generator shown in FIGS. 2 and 3, the amplitude data is added to the waveform data SIG in the multiplier 1.
Because of the structure in which AM is multiplied and the multiplication result is given to the DA converter 3, there is a drawback that when the amplitude value is reduced, the waveform quality of the analog signal output from the waveform generation DA converter 3 deteriorates.
つまり例えば波形発生用DA変換器3が8ビツ
トのDA変換器とすれば最大振幅に対して8ビツ
トがフルに使われる。振幅を小さくするとフルに
使われるビツトの数が漸次減少する。このために
振幅が小さくなるに従つてフルに使われるビツト
の数が少なくなり分解能が悪くなる。デイジタル
信号の最小ビツトの1ステツプ分に対応するアナ
ログ電圧の変化は一定であるから、この結果振幅
に対する1ステツプ分の変化率が大きくなり歪み
率の増加をもたらす。 In other words, for example, if the waveform generation DA converter 3 is an 8-bit DA converter, 8 bits are fully used for the maximum amplitude. Decreasing the amplitude gradually reduces the number of fully used bits. For this reason, as the amplitude becomes smaller, the number of fully used bits decreases and the resolution deteriorates. Since the change in analog voltage corresponding to one step of the smallest bit of the digital signal is constant, this results in a large rate of change in amplitude for one step, resulting in an increase in the distortion rate.
このような理由から第2図及び第3図に示した
構造の波形発生装置は振幅値を変えると出力信号
の歪み率が変化する特性を有し、歪み率が小さい
信号を必要とする例えばIC試験装置等には不向
きである。 For this reason, the waveform generator with the structure shown in Figures 2 and 3 has a characteristic that the distortion rate of the output signal changes when the amplitude value is changed, and it is used for example in ICs that require a signal with a small distortion rate. It is not suitable for test equipment, etc.
第4図及び第5図の構造によれば波形発生用
DA変換器3は常にフルビツトで動作するから振
幅値を小さくしても歪み率が悪くなることはな
い。 According to the structure shown in Figures 4 and 5, for waveform generation.
Since the DA converter 3 always operates at full bits, the distortion rate will not worsen even if the amplitude value is reduced.
しかしレベル調整用DA変換器5の基準電圧端
子REFに波形発生用DA変換器3からDA変換し
たアナログ電圧信号を与える構造を採るため、こ
のように構成したレベル調整用DA変換器5は高
速動作することができない。 However, since a structure is adopted in which a DA-converted analog voltage signal is supplied from the waveform generation DA converter 3 to the reference voltage terminal REF of the level adjustment DA converter 5, the level adjustment DA converter 5 configured in this way operates at high speed. Can not do it.
この結果第4図、第5図に示す波形発生装置は
レベル調整用DA変換器5の応答速度より速い高
速信号を取出すことができない欠点を持つてい
る。 As a result, the waveform generator shown in FIGS. 4 and 5 has the disadvantage that it is not possible to extract a high-speed signal faster than the response speed of the level adjustment DA converter 5.
「課題を解決するための手段」
この考案においては波形発生用DA変換器の後
段に振幅調整用可変減衰器を設け、この可変減衰
器によつて振幅値を変化できるように構成したも
のである。"Means for Solving the Problem" In this invention, a variable attenuator for amplitude adjustment is provided after the DA converter for waveform generation, and the amplitude value can be changed by this variable attenuator. .
従つてこの考案によれば波形発生用DA変換器
は常にフルビツト近くで動作させることができ、
振幅値を小さくしても歪み率が大きくなることは
ない。 Therefore, according to this invention, the waveform generation DA converter can always be operated near full bits,
Even if the amplitude value is decreased, the distortion rate does not increase.
また可変減衰器は信号に対して高速応答が可能
であるから波形発生用DA変換器3から高速信号
が出力されても、この高速信号を通過させること
ができる。 Further, since the variable attenuator is capable of high-speed response to signals, even if a high-speed signal is output from the waveform generation DA converter 3, this high-speed signal can be passed.
従つてこの考案によれば従来の技術で説明した
各種の欠点を一掃し、歪率の低い高速信号を取出
すことができる利点が得られる。 Therefore, according to this invention, various disadvantages described in the prior art can be eliminated, and an advantage can be obtained that a high-speed signal with a low distortion rate can be extracted.
「実施例」
第1図にこの考案の一実施例を示す。この考案
の特徴とする構造は波形発生用DA変換器3の後
段に可変減衰器6を設けた点と、この可変減衰器
6を対数可変減衰器とした点及び振幅データAM
と校正データCALをデンベル(対数)に従つて
変化する信号にし、この振幅データAMと校正デ
ータCALとを加算するだけで可変減衰器6の制
御信号とするように構成した点である。``Example'' Figure 1 shows an example of this invention. The characteristic structure of this device is that a variable attenuator 6 is provided after the waveform generation DA converter 3, that this variable attenuator 6 is a logarithm variable attenuator, and that the amplitude data AM
and calibration data CAL are made into signals that vary according to the denbel (logarithm), and the control signal for the variable attenuator 6 is obtained by simply adding the amplitude data AM and the calibration data CAL.
可変減衰器6は複数の減衰回路6A,6B……
6Nと、この減衰回路6A,6B……6Nをシヨ
ートするスイツチS1,S2……SNとによつて構成
される。 The variable attenuator 6 includes a plurality of attenuation circuits 6A, 6B...
6N, and switches S 1 , S 2 . . . SN for switching the attenuation circuits 6A, 6B .
減衰回路6A〜6Nの減衰量はそれぞれ対数状
に変化する重み付けされた例えば減衰回路6Aの
減衰量は0.1dB、6Bの減衰量は0.2dB、6Cの
減衰量は0.4dB、……6Nの減衰量は25.6dBのよ
うに設定する。 The attenuation amounts of the attenuation circuits 6A to 6N are each weighted to change logarithmically. For example, the attenuation amount of the attenuation circuit 6A is 0.1 dB, the attenuation amount of 6B is 0.2 dB, the attenuation amount of 6C is 0.4 dB, ... 6N attenuation. Set the amount to 25.6dB.
振幅データAMと校正データCALはそれぞれデ
シベル(dB)に従つて振幅値を変化させるデイ
ジタル信号である。この振幅データAMと、校正
データCALとを加算器7で加算し、その加算値
でスイツチS1,S2,S3……SNをオン、オフ制御
する。 The amplitude data AM and the calibration data CAL are digital signals whose amplitude values change according to decibels (dB). This amplitude data AM and the calibration data CAL are added by an adder 7, and the added value controls the on/off of switches S 1 , S 2 , S 3 . . . SN .
つまり振幅データAMと校正データCALが共に
0dBである場合はスイツチS1〜SNは全てオンの状
態にされ減衰量が0dBに設定される。 In other words, amplitude data AM and calibration data CAL are both
If it is 0 dB, all switches S 1 to SN are turned on and the attenuation amount is set to 0 dB.
加算器7の加算値が0.1dBになると、スイツチ
S1が開かれ0.1dBの減衰量を持つ減衰回路6Aが
回路に接続される。よつてこのときは波形発生用
DA変換器3の出力は0.1dB減衰されて出力され
る。 When the added value of adder 7 reaches 0.1dB, the switch
S1 is opened and an attenuation circuit 6A having an attenuation of 0.1 dB is connected to the circuit. In this case, for waveform generation.
The output of the DA converter 3 is attenuated by 0.1 dB and output.
加算器7の加算値が0.2dBになると、スイツチ
S1が閉じられスイツチS2が開けられる。この結果
可変減衰器6は0.2dBの減衰量を持つことにな
る。 When the added value of adder 7 reaches 0.2dB, the switch
S 1 is closed and switch S 2 is opened. As a result, the variable attenuator 6 has an attenuation amount of 0.2 dB.
加算器7の加算値が0.3dBになるとスイツチS1
とS2がオフの状態に制御され、可変減衰器6は
0.3dBの減衰量を持つことになる。 When the added value of adder 7 reaches 0.3dB, switch S1
and S 2 are controlled to be off, and the variable attenuator 6 is
It will have an attenuation of 0.3dB.
このようにして加算器6の減衰量は振幅データ
AMと校正データCALの加算値に応じて制御され
振幅値が規定される。 In this way, the attenuation amount of adder 6 is determined by the amplitude data.
The amplitude value is controlled according to the sum of AM and calibration data CAL.
「考案の効果」
以上説明したようにこの考案によれば波形発生
は波形発生用DA変換器3を使つて行なわれ、振
幅制御は可変減衰器6を使つて制御する構造とし
たから波形発生用DA変換器3は常にフルビツト
を使つて波形を発生することができる。特に振幅
値は可変減衰器6で制御するから、振幅値を変え
てもDA変換器3の使用ビツト数が変化すること
はない。"Effect of the invention" As explained above, according to this invention, waveform generation is performed using the waveform generation DA converter 3, and amplitude control is controlled using the variable attenuator 6, so that the waveform generation The DA converter 3 can always generate waveforms using full bits. In particular, since the amplitude value is controlled by the variable attenuator 6, the number of bits used by the DA converter 3 does not change even if the amplitude value is changed.
よつて特に振幅を小さくしてもDA変換器3の
使用ビツト数が小さくならないので歪み率は一定
に保たれる。よつて振幅を変えても良質の波形品
位を持つ信号を発生させることができる。 Therefore, even if the amplitude is made smaller, the number of bits used by the DA converter 3 does not become smaller, so the distortion rate is kept constant. Therefore, even if the amplitude is changed, a signal with good waveform quality can be generated.
更に振幅に調整を可変減衰器6で行なう構造と
したから可変減衰器6は単に抵抗回路網で構成さ
れるから高速応答性に優れ、高速信号を無理なく
通過させることができる。よつて高速信号を容易
に発生させることができる。 Furthermore, since the amplitude is adjusted by the variable attenuator 6, the variable attenuator 6 is simply constituted by a resistor network, so it has excellent high-speed response and can easily pass high-speed signals. Therefore, high-speed signals can be easily generated.
更に振幅データAMと校正データCALを加算器
7で加算する構造としたから加算回路は乗算器と
比較して構成が簡単であるため、安価に作ること
ができる。 Furthermore, since the structure is such that the amplitude data AM and the calibration data CAL are added by the adder 7, the adder circuit has a simpler configuration than a multiplier and can be manufactured at low cost.
よつてこの考案によれば歪率の少ない良質な信
号を発生する高速信号発生回路を得ることがで
き、また安価に作ることができる利点もある。 Therefore, according to this invention, it is possible to obtain a high-speed signal generation circuit that generates a high-quality signal with a low distortion rate, and it also has the advantage that it can be manufactured at low cost.
第1図はこの考案の一実施例を示すブロツク
図、第2図乃至第5図は従来の技術を説明するた
めのブロツク図である。
3……波形発生用DA変換器、6……可変減衰
器、7……加算回路、SIG……波形データ、AM
……振幅データ、CAL……校正データ。
FIG. 1 is a block diagram showing one embodiment of this invention, and FIGS. 2 to 5 are block diagrams for explaining conventional techniques. 3...DA converter for waveform generation, 6...Variable attenuator, 7...Addition circuit, SIG...Waveform data, AM
...Amplitude data, CAL...Calibration data.
Claims (1)
変換器のDA変換出力が与えられて上記波形発生
用DA変換出力の振幅値を規定する対数可変型減
衰器と、振幅データと校正データとを加算し、そ
の加算値に応じて上記対数可変型減衰器の減衰量
を制御する加算器と、 から成る高速波形発生装置。[Scope of claim for utility model registration] DA converter for waveform generation and this DA for waveform generation
A logarithmically variable attenuator receives the DA conversion output of the converter and specifies the amplitude value of the DA conversion output for waveform generation, and a logarithmically variable attenuator that adds the amplitude data and calibration data and adjusts the logarithmically variable attenuator according to the added value. A high-speed waveform generator consisting of an adder that controls the amount of attenuation of an attenuator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13318888U JPH057649Y2 (en) | 1988-10-11 | 1988-10-11 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13318888U JPH057649Y2 (en) | 1988-10-11 | 1988-10-11 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0255349U JPH0255349U (en) | 1990-04-20 |
| JPH057649Y2 true JPH057649Y2 (en) | 1993-02-25 |
Family
ID=31390828
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13318888U Expired - Lifetime JPH057649Y2 (en) | 1988-10-11 | 1988-10-11 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH057649Y2 (en) |
-
1988
- 1988-10-11 JP JP13318888U patent/JPH057649Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0255349U (en) | 1990-04-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8130126B2 (en) | Analog to digital conversion system | |
| EP2183850B1 (en) | Variable automatic limit control (alc) threshold for any desired compression curve | |
| JPH11308109A (en) | D/a conversion device | |
| CA1277921C (en) | Digital signal gain control circuitry for varying digital signals in substantially equal db steps | |
| US4628276A (en) | Logarithmically linearly controlled variable gain amplifier | |
| US4577540A (en) | Electronic musical instrument having a pan-pot function | |
| EP0075615A1 (en) | Sound field simulation system and method for calibrating same | |
| US5841875A (en) | Digital audio signal processor with harmonics modification | |
| JPH057649Y2 (en) | ||
| US7039203B2 (en) | Reduced complexity audio mixing apparatus | |
| KR920010239B1 (en) | Sound quality control device | |
| GB2113955A (en) | Noise reduction circuits | |
| US5519888A (en) | Receiver incorporating an other users noise simulator (OUNS) for use in a communication system | |
| US4710962A (en) | Signal control apparatus | |
| JP3211644B2 (en) | Automatic gain control circuit | |
| JPS6030446B2 (en) | High-speed writing digital automatic gain control circuit | |
| US5389730A (en) | Emphasize system for electronic musical instrument | |
| JPH0595239A (en) | Level control circuit | |
| JPH10126182A (en) | Clip preventing device for amplifier | |
| US4320682A (en) | Envelope generating circuit for an electronic musical instrument | |
| JP3240617B2 (en) | Digital level control circuit | |
| JPS6259928B2 (en) | ||
| JPS61145918A (en) | electronic volume circuit | |
| JP2674027B2 (en) | Amplitude compression / expansion circuit | |
| JP2000138585A (en) | Output amplitude adjusting circuit |