JPH058567B2 - - Google Patents

Info

Publication number
JPH058567B2
JPH058567B2 JP60006964A JP696485A JPH058567B2 JP H058567 B2 JPH058567 B2 JP H058567B2 JP 60006964 A JP60006964 A JP 60006964A JP 696485 A JP696485 A JP 696485A JP H058567 B2 JPH058567 B2 JP H058567B2
Authority
JP
Japan
Prior art keywords
resist
opening
photoresist
pattern
heat treatment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60006964A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61166130A (ja
Inventor
Yoshihiro Todokoro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP60006964A priority Critical patent/JPS61166130A/ja
Publication of JPS61166130A publication Critical patent/JPS61166130A/ja
Publication of JPH058567B2 publication Critical patent/JPH058567B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass

Landscapes

  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP60006964A 1985-01-18 1985-01-18 ホトレジストパタ−ンの形成方法 Granted JPS61166130A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60006964A JPS61166130A (ja) 1985-01-18 1985-01-18 ホトレジストパタ−ンの形成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60006964A JPS61166130A (ja) 1985-01-18 1985-01-18 ホトレジストパタ−ンの形成方法

Publications (2)

Publication Number Publication Date
JPS61166130A JPS61166130A (ja) 1986-07-26
JPH058567B2 true JPH058567B2 (2) 1993-02-02

Family

ID=11652888

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60006964A Granted JPS61166130A (ja) 1985-01-18 1985-01-18 ホトレジストパタ−ンの形成方法

Country Status (1)

Country Link
JP (1) JPS61166130A (2)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07107901B2 (ja) * 1987-04-20 1995-11-15 日本電気株式会社 縮小投影露光法によるテ−パ−形成方法
JPS63301521A (ja) * 1987-06-01 1988-12-08 Nec Corp パタ−ン形成法
JPH0427113A (ja) * 1990-04-23 1992-01-30 Tadahiro Omi レジスト処理装置、レジスト処理方法及びレジストパターン
US5096802A (en) * 1990-11-09 1992-03-17 Hewlett-Packard Company Holes and spaces shrinkage
JP2001274062A (ja) 2000-03-27 2001-10-05 Oki Electric Ind Co Ltd レジストパターンの形成方法及び露光装置
JP6522521B2 (ja) * 2013-02-15 2019-05-29 トランスフォーム インコーポレーテッド 半導体デバイスの電極及びその製造方法
CN106504981A (zh) * 2016-10-14 2017-03-15 电子科技大学 一种制备角度可控缓坡微结构的方法

Also Published As

Publication number Publication date
JPS61166130A (ja) 1986-07-26

Similar Documents

Publication Publication Date Title
US5545512A (en) Method of forming a pattern of silylated planarizing photoresist
JP2938439B2 (ja) 位相シフトマスクの製造方法
JPH058567B2 (2)
US5097137A (en) Light irradiation apparatus used in manufacturing semiconductor device
JPS6224628A (ja) ホトレジストパタ−ンの形成方法
JPH04348030A (ja) 傾斜エッチング法
KR100555474B1 (ko) 포토레지스트의 산 처리를 이용한 미세 패턴 형성방법
KR980011726A (ko) 패턴 형성방법
US5498769A (en) Method for thermally treating resist film and forming undercut pattern
JPH0670954B2 (ja) 半導体装置の製造方法
JPH045260B2 (2)
KR19990073659A (ko) 실릴레이션을 이용한 미세 패턴 형성 방법
JP2864715B2 (ja) 選択エッチング方法
JPS63301519A (ja) レジストパタ−ン形成方法
JPS59121923A (ja) 半導体装置の製造方法
JP3149601B2 (ja) 半導体装置のコンタクトホール形成方法
KR0137610B1 (ko) 마스크 정렬 오차 측정을 위한 감광막 패턴 형성 방법
JPH0419697B2 (2)
JP2570709B2 (ja) エツチング方法
JPH02213850A (ja) レジスト膜のシリル化方法
JPH08191044A (ja) レジストパターン形成方法
JPH03211720A (ja) 半導体装置の製造方法
JPS61100753A (ja) パタ−ン形成法
JPH04367216A (ja) レジストパターンの形成方法
JPS61198632A (ja) レジストパタ−ンアンダ−カツト形状の形成方法