JPH06102842A - 分割シリアルレジスタ及び動作カウンタの付いたビデオランダムアクセスメモリを含むグラフィックディスプレイシステム - Google Patents

分割シリアルレジスタ及び動作カウンタの付いたビデオランダムアクセスメモリを含むグラフィックディスプレイシステム

Info

Publication number
JPH06102842A
JPH06102842A JP3195475A JP19547591A JPH06102842A JP H06102842 A JPH06102842 A JP H06102842A JP 3195475 A JP3195475 A JP 3195475A JP 19547591 A JP19547591 A JP 19547591A JP H06102842 A JPH06102842 A JP H06102842A
Authority
JP
Japan
Prior art keywords
data
register
random access
address
access memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3195475A
Other languages
English (en)
Japanese (ja)
Inventor
Andre J Guillemaud
ジェイ ギルモード アンドレ
Anthony M Balistreri
エム バリストレリ アントニー
Karl M Guttag
エム グッタグ カール
Richard D Simpson
ディー シンプソン リチャード
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US07/563,469 external-priority patent/US5517609A/en
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JPH06102842A publication Critical patent/JPH06102842A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Input (AREA)
JP3195475A 1990-08-06 1991-08-05 分割シリアルレジスタ及び動作カウンタの付いたビデオランダムアクセスメモリを含むグラフィックディスプレイシステム Pending JPH06102842A (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US56347290A 1990-08-06 1990-08-06
US563472 1990-08-06
US07/563,469 US5517609A (en) 1990-08-06 1990-08-06 Graphics display system using tiles of data
US563469 1990-08-06

Publications (1)

Publication Number Publication Date
JPH06102842A true JPH06102842A (ja) 1994-04-15

Family

ID=27073299

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3195475A Pending JPH06102842A (ja) 1990-08-06 1991-08-05 分割シリアルレジスタ及び動作カウンタの付いたビデオランダムアクセスメモリを含むグラフィックディスプレイシステム

Country Status (3)

Country Link
EP (1) EP0474366B1 (de)
JP (1) JPH06102842A (de)
DE (1) DE69120616T2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3435205B2 (ja) * 1994-03-16 2003-08-11 株式会社東芝 半導体記憶装置
US5694143A (en) * 1994-06-02 1997-12-02 Accelerix Limited Single chip frame buffer and graphics accelerator
WO1995035572A1 (en) * 1994-06-20 1995-12-28 Neomagic Corporation Graphics controller integrated circuit without memory interface
CN101751908B (zh) * 2008-11-28 2011-12-14 旭曜科技股份有限公司 帧存储器存取方法以及显示器驱动装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS634493A (ja) * 1986-06-24 1988-01-09 Mitsubishi Electric Corp デユアルポ−トメモリ
US5001672A (en) * 1989-05-16 1991-03-19 International Business Machines Corporation Video ram with external select of active serial access register

Also Published As

Publication number Publication date
DE69120616T2 (de) 1996-11-28
EP0474366A3 (en) 1992-11-19
DE69120616D1 (de) 1996-08-08
EP0474366A2 (de) 1992-03-11
EP0474366B1 (de) 1996-07-03

Similar Documents

Publication Publication Date Title
US4991110A (en) Graphics processor with staggered memory timing
EP0197412B1 (de) Bildpufferspeicher mit variablem Zugriff
EP0279229B1 (de) Grafik-Anzeigesystem
US4916301A (en) Graphics function controller for a high performance video display system
EP0201210B1 (de) Videoanzeigesystem
JP3385135B2 (ja) オン・スクリーン・ディスプレイ装置
EP0279693B1 (de) Video-RAM mit vielfachen Ebenen
JPS5830590B2 (ja) 文字図形カラ−表示システム
EP0279225B1 (de) Zähler mit veränderbarer Verschaltung zur Adressierung in graphischen Anzeigesystemen
EP0101716A1 (de) Videorechensystem mit automatisch aufgefrischtem speicher
JPH0375873B2 (de)
JPH08896U (ja) メモリ装置
US5517609A (en) Graphics display system using tiles of data
US5270973A (en) Video random access memory having a split register and a multiplexer
US5311468A (en) Random access memory with a serial register arranged for quick access of a second bit from an arbitrary address
US5818433A (en) Grapics memory apparatus and method
JPH06102842A (ja) 分割シリアルレジスタ及び動作カウンタの付いたビデオランダムアクセスメモリを含むグラフィックディスプレイシステム
KR100297716B1 (ko) 높은멀티비트자유도의반도체메모리장치
JPH09508745A (ja) 連続ページランダムアクセスメモリと、連続ページランダムアクセスメモリを使用するシステムおよび方法
JPH0361199B2 (de)
USRE42286E1 (en) Image data processing system
JP3704999B2 (ja) 表示装置及び表示方法
JPH0544680B2 (de)
EP0279231B1 (de) Grafik-Prozessor für ein hochauflösendes Video-Anzeige-System
JPH0683316A (ja) イメージディスプレイ装置及びビデオｒａｍチップ