JPH0630538B2 - Solenoid drive circuit abnormality detection device - Google Patents
Solenoid drive circuit abnormality detection deviceInfo
- Publication number
- JPH0630538B2 JPH0630538B2 JP60210308A JP21030885A JPH0630538B2 JP H0630538 B2 JPH0630538 B2 JP H0630538B2 JP 60210308 A JP60210308 A JP 60210308A JP 21030885 A JP21030885 A JP 21030885A JP H0630538 B2 JPH0630538 B2 JP H0630538B2
- Authority
- JP
- Japan
- Prior art keywords
- level
- reference voltage
- solenoid
- resistor
- input signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Protection Of Static Devices (AREA)
Description
【発明の詳細な説明】 [産業上の利用分野] この発明はソレノイド駆動回路の異常検出装置に関す
る。The present invention relates to an abnormality detection device for a solenoid drive circuit.
[従来の技術] ソレノイドの故障など何らかの事故によってそのソレノ
イドに過大な電流が流れるとソレノイドがかなりの高温
状態となり、容量の小さなものでは焼損する問題があ
り、また通電を制御するスイッチング素子など周囲の回
路素子に悪影響を与える。このためソレノイドの駆動回
路には過大電流が流れた場合にそれを検出する回路が組
込まれている。[Prior Art] If an excessive current flows to the solenoid due to some accident such as a solenoid failure, the solenoid will be in a considerably high temperature state, and if it has a small capacity, there is a problem of burnout. It adversely affects circuit elements. For this reason, a circuit for detecting an excessive current flowing in the solenoid drive circuit is incorporated.
このようなものとして従来は第4図に示すものが知られ
ている。すなわち、これはソレノイド1の一端を+V1
電源端子に接続するとともに他端をスイッチング素子で
あるNPN形のトランジスタ2及び抵抗3を直列に介し
て接地点に接続し、また+V2電源端子と接地点との間
に抵抗4、5を直列に接続した基準電圧発生用の分圧回
路を接続している。前記トランジスタ2のベースにソレ
ノイド制御用の入力信号SIを抵抗6を介して入力して
いる。そして抵抗3に発生する検査電圧E1と抵抗4、
5の接続点に発生する基準電圧E2とを比較器7で比較
し、その比較器7の出力端子から信号S0を出力してい
る。As such a device, the one shown in FIG. 4 is conventionally known. That is, one end of the solenoid 1 is + V 1
The other end is connected to the power supply terminal and the other end is connected to the ground point via the NPN transistor 2 and the resistor 3 which are switching elements in series, and the resistors 4 and 5 are connected in series between the + V 2 power supply terminal and the ground point. The voltage divider circuit for generating the reference voltage connected to is connected. An input signal S I for controlling a solenoid is input to the base of the transistor 2 via a resistor 6. The inspection voltage E 1 generated in the resistor 3 and the resistor 4,
The comparator 7 compares the reference voltage E 2 generated at the connection point of 5 with the comparator 7, and outputs the signal S 0 from the output terminal of the comparator 7.
この回路においては第5図の(a)に示すような入力信
号SIが入力されるとその信号のハイレベル期間トラン
ジスタ2がオン動作し、ソレノイド1に電流が流れる。
このとき抵抗3には第5図の(b)に示すような検査電
圧E1が発生する。そしてソレノイド1に正常な電流が
流れたときには検査電圧E1のレベルが基準電圧E2の
レベルよりも低くこのため比較器7からの出力S0は第
5図の(c)に示すように常にローレベル状態となって
いる。しかし、ソレノイド1の故障などによってそのソ
レノイド1に過大電流が流れると第5図の(b)に一点
鎖線で示すように抵抗3に発生する検査電圧E1のレ
ベルが基準電圧E2のレベルよりも大きくなり、比較器
7から第5図の(c)に一点鎖線で示すようにハイレ
ベルな異常検出信号が出力される。こうしてソレノイド
1に過大な電流が流れたときにはそれを検出して知らせ
るようになっている。In this circuit, when the input signal S I as shown in FIG. 5A is input, the transistor 2 is turned on during the high level period of the signal, and the current flows through the solenoid 1.
At this time, the inspection voltage E 1 as shown in FIG. Then, when a normal current flows through the solenoid 1, the level of the inspection voltage E 1 is lower than the level of the reference voltage E 2 , so that the output S 0 from the comparator 7 is always as shown in (c) of FIG. It is in a low level state. However, when an excessive current flows through the solenoid 1 due to a failure of the solenoid 1 or the like, the level of the inspection voltage E 1 generated in the resistor 3 is higher than that of the reference voltage E 2 as shown by the alternate long and short dash line in FIG. 5B. Also, the comparator 7 outputs a high-level abnormality detection signal as indicated by the alternate long and short dash line in FIG. 5 (c). In this way, when an excessive current flows through the solenoid 1, it is detected and notified.
[発明が解決しようとする問題点] しかしながらこの回路においてトランジスタ2が故障し
て導通状態になることがあると、ソレノイド1に電流が
流れ続けるが第5図の(b)に一点鎖線で示すように
抵抗3に発生する検査電圧E1は電流量が正常である限
り何時までも基準電圧E2レベルより低くなっているの
で比較器7は何時までも異常検出ができないという問題
があった。このため正常な電流量であってもソレノイド
1に電流が流れ続けるのでソレノイド1が誤動作した
り、異常発熱して寿命低下を招くなどの問題があった。[Problems to be Solved by the Invention] However, if the transistor 2 in this circuit fails and becomes conductive, current continues to flow in the solenoid 1, but as shown by the alternate long and short dash line in FIG. Since the inspection voltage E 1 generated in the resistor 3 is lower than the reference voltage E 2 level forever as long as the current amount is normal, there is a problem that the comparator 7 cannot detect abnormality forever. Therefore, even if the current amount is normal, the current continues to flow through the solenoid 1, which causes problems such as malfunction of the solenoid 1 and abnormal heat generation resulting in shortened life.
この発明はこのような問題を解決するために為されたも
ので、ソレノイドに過大な電流が流れたときの異常検出
は勿論、スイッチング素子が導通状態になってソレノイ
ドに電流が流れ続けるという異常検出も確実にできるソ
レノイド駆動回路の異常検出装置を提供することを目的
とする。The present invention has been made in order to solve such a problem, and it goes without saying that an abnormality is detected when an excessive current flows in the solenoid, and an abnormality detection that the switching element is in a conductive state and current continues to flow in the solenoid. It is an object of the present invention to provide an abnormality detection device for a solenoid drive circuit that can reliably perform the above.
[問題点を解決するための手段] この発明は入力信号に応動してスイッチング素子をオン
動作しソレノイドへの通電を所定時間行なうソレノイド
駆動回路において、ソレノイドに流れる電流量を抵抗に
発生する検査電圧として検出し、その検査電圧を比較器
において基準電圧発生回路から発生する異常検出用の基
準電圧と比較し、検査電圧が基準電圧以上のとき異常検
出信号を出力するようにし、また入力信号の有無に応動
して基準電圧発生回路からの基準電圧レベルを変化させ
るレベル変化手段を設け、そのレベル変化手段で、入力
信号に応動して基準電圧発生回路からの基準電圧レベル
をソレノイドに正常な電流が流れたときに抵抗に発生す
る検査電圧のレベルよりも若干高いレベルに設定すると
ともに、入力信号の停止に応動して基準電圧発生回路か
らの基準電圧レベルをソレノイドに正常な電流が流れた
ときに抵抗に発生する検査電圧のレベルよりも低いレベ
ルに設定するようにしている。[Means for Solving the Problems] In the solenoid drive circuit for turning on the switching element in response to an input signal and energizing the solenoid for a predetermined time, the present invention provides a test voltage for generating the amount of current flowing through the solenoid in a resistor. , And compares the inspection voltage with the reference voltage for abnormality detection generated by the reference voltage generation circuit in the comparator, and outputs the abnormality detection signal when the inspection voltage is equal to or higher than the reference voltage. In response to the input signal, a level change means for changing the reference voltage level from the reference voltage generation circuit is provided, and the reference voltage level from the reference voltage generation circuit is supplied to the solenoid in response to the input signal. Set to a level slightly higher than the level of the inspection voltage generated in the resistance when flowing, and respond to the stop of the input signal The reference voltage level from the voltage generation circuit is set to a level lower than the level of the inspection voltage generated in the resistance when a normal current flows through the solenoid.
[作用] このような構成の本発明においては入力信号によりスイ
ッチング素子がオン動作し、そのときソレノイドに過大
な電流が流れると抵抗に発生する検査電圧のレベルが基
準電圧のレベル以上となって異常検出ができ、またスイ
ッチング素子が故障して導通状態になったときには入力
信号が停止するとレベル変化手段によって基準電圧のレ
ベルがソレノイドに正常な電流が流れたときの抵抗に発
生する検査電圧のレベルよりも低く変化されるので、こ
の場合においても異常検出ができる。[Operation] In the present invention having such a configuration, the switching element is turned on by an input signal, and when an excessive current flows through the solenoid at that time, the level of the inspection voltage generated in the resistor becomes equal to or higher than the level of the reference voltage and abnormal Detection is possible, and when the input signal is stopped when the switching element fails and becomes conductive, the level change means causes the level of the reference voltage to exceed the level of the inspection voltage generated in the resistor when a normal current flows through the solenoid. Since the value is also changed to a low value, abnormality can be detected in this case as well.
[実施例] 以下、この発明の一実施例を図面を参照して説明する。Embodiment An embodiment of the present invention will be described below with reference to the drawings.
第1図に示すようにソレノイド11の一端を+V1電源
端子に接続し、その他端をスイッチング素子としてのN
PN形の第1のトランジスタ12及び抵抗13を直列に
介して接地点に接続している。また抵抗14、15、1
6を直列に接続して基準電圧発生回路17を形成し、そ
の一端、すなわち抵抗14の一端を+V2電源端子に接
続し、その他端、すなわち抵抗16の一端を接地点に接
続している。前記第1のトランジスタ12のベースは抵
抗18を介して入力信号SIの入力端子19に接続して
いる。As shown in FIG. 1, one end of the solenoid 11 is connected to the + V 1 power supply terminal, and the other end of the solenoid 11 serves as a switching element.
A PN type first transistor 12 and a resistor 13 are connected in series to a ground point. Also, the resistors 14, 15, 1
6 are connected in series to form a reference voltage generating circuit 17, one end of which, that is, one end of the resistor 14 is connected to the + V 2 power supply terminal, and the other end, that is, one end of the resistor 16 is connected to the ground point. The base of the first transistor 12 is connected to the input terminal 19 of the input signal S I via the resistor 18.
また比較器20を設け、その比較器20の非反転入力端
子(+)に前記第1のトランジスタ12のエミッタと抵
抗13との接続点Pを接続し、その反転入力端子(−)
に前記抵抗14と15との接続点Qを接続している。前
記比較器20は接続点PとQの電圧レベルを比較し、接
続点Pのレベルが接続点Qのレベル以上になると出力端
子21にハイレベルな出力信号S0を異常検出信号とし
て送出するようにしている。Further, a comparator 20 is provided, the connection point P between the emitter of the first transistor 12 and the resistor 13 is connected to the non-inverting input terminal (+) of the comparator 20, and the inverting input terminal (-) thereof is connected.
Is connected to the connection point Q of the resistors 14 and 15. The comparator 20 compares the voltage levels of the connection points P and Q, and when the level of the connection point P becomes equal to or higher than the level of the connection point Q, outputs a high level output signal S 0 to the output terminal 21 as an abnormality detection signal. I have to.
前記抵抗16にNPN形の第2のトランジスタ22を並
列に接続し、そのトランジスタ22のベースに前記入力
端子19をインバータ23、抵抗24を直列に介して接
続してレベル変化手段を構成している。A second NPN-type transistor 22 is connected in parallel to the resistor 16, and the input terminal 19 is connected to the base of the transistor 22 via an inverter 23 and a resistor 24 in series to form level changing means. .
このような構成の本発明実施例においては第2図の
(a)に示すような入力信号SIが入力端子19に入力
されるとその信号のハイレベル期間は第1のトランジス
タ12がオン動作し、ソレノイド11に電流が流れる。
また信号のローレベル期間は第1のトランジスタ12が
オフ動作し、ソレノイド11への通電が停止される。そ
して第1のトランジスタ12がオン動作したときにはソ
レノイド11に流れる電流が抵抗13を介して流れるの
で接続点Pの電圧、すなわち検査電圧E1は第2図の
(b)に示すように入力信号SIがハイレベルのときあ
る一定の電位まで上昇するようになる。一方、入力信号
SIがハイレベルのときには第2のトランジスタ22が
オフ動作し接続点Qの電圧である基準電圧E2は上昇
し、逆に入力信号SIがローレベルのときには第2のト
ランジスタ22がオン動作し抵抗16を短絡するので接
続点Qの電圧である基準電圧E2は低下する。すなわち
基準電圧E2も入力信号SIの有無に応動して第2図の
(b)に示すようにレベルが上下する。そして基準電圧
E2が高い電位になったときそのレベルはソレノイド1
1に正常な電流が流れたときの抵抗13に発生する検査
電圧E1よりも若干高くなる。しかして、ソレノイド1
1及び第1のトランジスタ12が正常に動作している限
りは入力信号SIがローレベルのときは勿論、ハイレベ
ルのときも接続点Pの検査電圧E1は接続点Qの基準電
圧E2を越えることはない。従って、比較器20の出力
は第2図の(c)に示すように常にローレベル状態とな
っている。In the embodiment of the present invention having such a structure, when the input signal S I as shown in FIG. 2A is input to the input terminal 19, the first transistor 12 is turned on during the high level period of the signal. Then, a current flows through the solenoid 11.
Further, during the low level period of the signal, the first transistor 12 is turned off and the energization of the solenoid 11 is stopped. Then, when the first transistor 12 is turned on, the current flowing through the solenoid 11 flows through the resistor 13, so that the voltage at the connection point P, that is, the inspection voltage E 1 is the input signal S as shown in FIG. When I is at a high level, it rises to a certain potential. On the other hand, when the input signal S I is at the high level, the second transistor 22 is turned off and the reference voltage E 2 which is the voltage at the connection point Q rises. Conversely, when the input signal S I is at the low level, the second transistor 22 is turned on. Since 22 is turned on and short-circuits the resistor 16, the reference voltage E 2 which is the voltage at the connection point Q is lowered. That is, the reference voltage E 2 also rises and falls in level as shown in FIG. 2B in response to the presence or absence of the input signal S I. Then, when the reference voltage E 2 becomes a high potential, the level is the solenoid 1
1 is slightly higher than the inspection voltage E 1 generated in the resistor 13 when a normal current flows through the resistor 1 . Then solenoid 1
As long as the first and first transistors 12 are operating normally, the inspection voltage E 1 at the connection point P is the reference voltage E 2 at the connection point Q not only when the input signal S I is at the low level but also when it is at the high level. Never exceeds. Therefore, the output of the comparator 20 is always in the low level state as shown in FIG.
しかし、ソレノイド11の故障などによりそのソレノイ
ド11に過大な電流が流れる異常が発生すると第2図の
(b)に一点鎖線で示すように接続点Pの検査電圧E
1が大きくなり基準電圧E2を越えるようになる。しか
して比較器20からは第2図の(c)に一点鎖線で示
すようなハイレベルな信号S0が異常検出信号として出
力される。However, if an abnormality occurs such that an excessive current flows through the solenoid 11 due to a failure of the solenoid 11 or the like, the inspection voltage E at the connection point P is indicated by the one-dot chain line in (b) of FIG.
1 becomes larger and exceeds the reference voltage E 2 . However, the comparator 20 outputs a high-level signal S 0 as indicated by the alternate long and short dash line in FIG. 2C as an abnormality detection signal.
また、ソレノイド11に流れる電流が正常電流であって
も第1のトランジスタ12が導通状態となる故障が発生
すると入力信号SIがローレベルになってもソレノイド
11及び抵抗13に電流が流れ続けるので接続点Pの検
査電圧E1は第2図の(b)に一点鎖線で示すように
入力信号SIがハイレベルのときと同じレベルを保持す
るようになる。一方、基準電圧E2は入力信号SIのレ
ベルがローレベルになると第2のトランジスタ22がオ
ン動作して検査電圧E1よりも低下する。しかして、こ
のときも比較器20は異常状態を検出し、ハイレベルな
信号S0を異常検出信号として出力する。Moreover, since even current normal current flowing through the solenoid 11 and the failure first transistor 12 becomes conductive condition occurs the input signal S I is current continues to flow to the solenoid 11 and the resistor 13 also becomes low level The inspection voltage E 1 at the connection point P is maintained at the same level as when the input signal S I is at the high level, as shown by the alternate long and short dash line in FIG. On the other hand, the reference voltage E 2 becomes lower than the inspection voltage E 1 when the level of the input signal S I becomes low level, the second transistor 22 is turned on. Therefore, also at this time, the comparator 20 detects an abnormal state and outputs the high-level signal S 0 as an abnormal detection signal.
このように過大電流が流れたときのみでなく第1のトラ
ンジスタ12が故障して電流が流れ続けたときも確実に
異常検出を行なうことができる。従って、ソレノイド1
1の異常発熱による回路素子への悪影響やソレノイドの
焼損事故を防止できるとともに、トランジスタの破壊に
よるソレノイドの誤動作や寿命低下も防止でき、信頼性
の高いすぐれた異常検出ができる。Thus, not only when the excessive current flows, but also when the first transistor 12 fails and the current continues to flow, it is possible to reliably detect the abnormality. Therefore, solenoid 1
It is possible to prevent the circuit element from being adversely affected by the abnormal heat generation of No. 1 and the accidental burnout of the solenoid, and the malfunction of the solenoid due to the destruction of the transistor and the shortening of the life of the solenoid can be prevented.
次にこの発明の他の実施例を図面を参照して説明する。
なお、前記実施例と同一部分には同一符号を付して詳細
な説明は省略する。Next, another embodiment of the present invention will be described with reference to the drawings.
The same parts as those in the above embodiment are designated by the same reference numerals and detailed description thereof will be omitted.
これは第3図に示すように基準電圧発生回路17を抵抗
14′、15′、16′の直列回路で形成し、前記抵抗
14′にレベル変化手段を構成するPNP形の第3のト
ランジスタ25を並列に接続し、そのトランジスタ25
のベースにインバータ23の出力端子を抵抗24を介し
て接続したものである。As shown in FIG. 3, the reference voltage generating circuit 17 is formed by a series circuit of resistors 14 ', 15' and 16 ', and a PNP type third transistor 25 constituting a level changing means in the resistor 14'. Are connected in parallel and the transistor 25
The output terminal of the inverter 23 is connected to the base of the above through a resistor 24.
この実施例では前記実施例とは逆に入力信号SIがハイ
レベルのとき第3のトランジスタ25がオン動作して抵
抗14′を短絡する。そして抵抗14′が短絡すると接
続点Qに発生する基準電圧E2は上昇する。また、入力
信号SIがローレベルのときには第3のトランジスタ2
5がオフ動作するので、基準電圧E2は抵抗14′と1
5′との直列回路と抵抗16′との分圧で決り、信号S
Iがハイレベルのときに比べて低下する。しかしてこの
実施例においても入力信号SIがハイレベルのときには
基準電圧E2のレベルが高くなり、ローレベルのときに
は基準電圧E2のレベルが低くなるので、そのときのレ
ベルを前記実施例と同様な値に設定すれば前記実施例と
同様の効果が得られるものである。In this embodiment the input signal S I to the contrary to the above embodiment will short-circuit the third transistor 25 is turned on operating resistance 14 'at a high level. When the resistor 14 'is short-circuited, the reference voltage E 2 generated at the connection point Q rises. When the input signal S I is at low level, the third transistor 2
5 is turned off, the reference voltage E 2 is applied to the resistors 14 'and 1
The signal S is determined by the voltage division of the series circuit with 5'and the resistor 16 '.
It is lower than when I is at high level. Thus the level of the reference voltage E 2 is increased when also the input signal S I is at the high level in this embodiment, since the level of the reference voltage E 2 is low when a low level, the foregoing embodiment the level of the time If the same value is set, the same effect as the above embodiment can be obtained.
なお、前記実施例ではスイッチング素子としてトランジ
スタを使用したものについて述べたが必ずしもこれに限
定されるものではなく、リレーなど機械的接点を使用し
たものであってもよい。It should be noted that in the above-described embodiment, a transistor is used as a switching element, but the invention is not limited to this, and a mechanical contact such as a relay may be used.
[発明の効果] 以上詳述したようにこの発明によれば、ソレノイドに過
大な電流が流れたときの異常検出は勿論、スイッチング
素子が導通状態になってソレノイドに電流が流れ続ける
という異常検出も確実にでき、信頼性の高いソレノイド
駆動回路の異常検出装置を提供できるものである。[Effects of the Invention] As described in detail above, according to the present invention, not only abnormality detection when an excessive current flows in the solenoid, but also abnormality detection that the switching element is in a conductive state and current continues to flow in the solenoid. It is possible to provide a reliable and highly reliable solenoid drive circuit abnormality detection device.
第1図はこの発明の一実施例を示す回路図、第2図は同
実施例における各部の電圧波形図、第3図はこの発明の
他の実施例を示す回路図、第4図は従来例を示す回路
図、第5図は同従来例における各部の電圧波形図であ
る。 11…ソレノイド、12…第1のトランジスタ、13…
抵抗、17…基準電圧発生回路、20…比較器、22…
第2のトランジスタ、25…第3のトランジスタ。FIG. 1 is a circuit diagram showing an embodiment of the present invention, FIG. 2 is a voltage waveform diagram of each part in the same embodiment, FIG. 3 is a circuit diagram showing another embodiment of the present invention, and FIG. FIG. 5 is a circuit diagram showing an example, and FIG. 5 is a voltage waveform diagram of each portion in the conventional example. 11 ... Solenoid, 12 ... First transistor, 13 ...
Resistance, 17 ... Reference voltage generating circuit, 20 ... Comparator, 22 ...
Second transistor, 25 ... Third transistor.
Claims (1)
ン動作しソレノイドへの通電を所定時間行なうソレノイ
ド駆動回路において、前記ソレノイドへの通電路に直列
に介挿された抵抗と、異常検出用の基準電圧を発生する
基準電圧発生回路と、この基準電圧発生回路からの基準
電圧と前記抵抗に発生する検査電圧とを比較し、検査電
圧が基準電圧以上のとき異常検出信号を出力する比較器
と、前記入力信号の有無に応動して前記基準電圧発生回
路からの基準電圧レベルを変化させるレベル変化手段と
を設け、前記レベル変化手段は、入力信号に応動して前
記基準電圧発生回路からの基準電圧レベルを前記ソレノ
イドに正常な電流が流れたときに前記抵抗に発生する検
査電圧のレベルよりも若干高いレベルに設定し、かつ前
記入力信号の停止に応動して前記基準電圧発生回路から
の基準電圧レベルを前記ソレノイドに正常な電流が流れ
たときに前記抵抗に発生する検査電圧のレベルよりも低
いレベルに設定することを特徴とするソレノイド駆動回
路の異常検出装置。1. In a solenoid drive circuit for turning on a switching element in response to an input signal to energize a solenoid for a predetermined time, a resistor inserted in series in an energizing path to the solenoid and an anomaly detecting circuit. A reference voltage generating circuit for generating a reference voltage, a comparator for comparing the reference voltage from the reference voltage generating circuit with the inspection voltage generated in the resistor, and for outputting an abnormality detection signal when the inspection voltage is equal to or higher than the reference voltage; And level changing means for changing the reference voltage level from the reference voltage generating circuit in response to the presence or absence of the input signal, wherein the level changing means responds to the input signal and outputs the reference voltage from the reference voltage generating circuit. The voltage level is set to a level slightly higher than the level of the inspection voltage generated in the resistance when a normal current flows through the solenoid, and the input signal is stopped. In response to this, the reference voltage level from the reference voltage generating circuit is set to a level lower than the level of the inspection voltage generated in the resistor when a normal current flows through the solenoid. Anomaly detection device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60210308A JPH0630538B2 (en) | 1985-09-25 | 1985-09-25 | Solenoid drive circuit abnormality detection device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60210308A JPH0630538B2 (en) | 1985-09-25 | 1985-09-25 | Solenoid drive circuit abnormality detection device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6271429A JPS6271429A (en) | 1987-04-02 |
| JPH0630538B2 true JPH0630538B2 (en) | 1994-04-20 |
Family
ID=16587256
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60210308A Expired - Lifetime JPH0630538B2 (en) | 1985-09-25 | 1985-09-25 | Solenoid drive circuit abnormality detection device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0630538B2 (en) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5653534A (en) * | 1979-09-29 | 1981-05-13 | Hitachi Koki Kk | Electromagnetic coil malfunction detector |
-
1985
- 1985-09-25 JP JP60210308A patent/JPH0630538B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6271429A (en) | 1987-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5095274A (en) | Temperature-compensated apparatus for monitoring current having controlled sensitivity to supply voltage | |
| US4322769A (en) | Electric switch operation monitoring circuitry | |
| EP0525522B1 (en) | Drive circuit fault detection device | |
| KR920000680B1 (en) | Device for protecting an integrated circuit a gainst overload and short circuit currents | |
| JPH0257677B2 (en) | ||
| JPH0373212B2 (en) | ||
| EP0373694A1 (en) | Diagnostic circuit for units providing current control and protection against excessive heat dissipation for semiconductor power devices | |
| KR100213845B1 (en) | Integrated power supply monitor circuit | |
| US4658202A (en) | Circuit arrangement for controlling the current through an electric load | |
| JP4219750B2 (en) | IC chip temperature protection circuit | |
| JP2873643B2 (en) | Series regulator protection circuit | |
| JPS6271429A (en) | Abnormality detection device for solenoid drive circuit | |
| JP3123319B2 (en) | Error notification circuit and temperature detection circuit | |
| JPS623735Y2 (en) | ||
| JP2500714B2 (en) | Solenoid abnormality detection circuit | |
| JP3094653B2 (en) | Overcurrent protection circuit | |
| JP3203521B2 (en) | Load disconnection detection circuit | |
| JPH0143650Y2 (en) | ||
| JPH0314925Y2 (en) | ||
| JPH0729705Y2 (en) | Abnormal voltage protection device | |
| KR880002183Y1 (en) | Automatic power off circuit in case of abnormal DC motor drive | |
| JPH0231590B2 (en) | SUITSUCHINGUDENGENSOCHINIOKERUSEIGYOKAIROSOCHI | |
| JPH0314923Y2 (en) | ||
| JPH042503Y2 (en) | ||
| KR850001611Y1 (en) | Micro-computer protection circuit |