JPH0740104B2 - Non-linear resistance element manufacturing method - Google Patents

Non-linear resistance element manufacturing method

Info

Publication number
JPH0740104B2
JPH0740104B2 JP60210617A JP21061785A JPH0740104B2 JP H0740104 B2 JPH0740104 B2 JP H0740104B2 JP 60210617 A JP60210617 A JP 60210617A JP 21061785 A JP21061785 A JP 21061785A JP H0740104 B2 JPH0740104 B2 JP H0740104B2
Authority
JP
Japan
Prior art keywords
film
metal film
linear resistance
resistance element
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP60210617A
Other languages
Japanese (ja)
Other versions
JPS6269659A (en
Inventor
俊一 物袋
光弥 鈴木
Original Assignee
セイコー電子工業株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by セイコー電子工業株式会社 filed Critical セイコー電子工業株式会社
Priority to JP60210617A priority Critical patent/JPH0740104B2/en
Publication of JPS6269659A publication Critical patent/JPS6269659A/en
Publication of JPH0740104B2 publication Critical patent/JPH0740104B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Semiconductor Integrated Circuits (AREA)

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は,液晶と組み合わせて画像表示装置を構成する
非線形抵抗素子の製造方法に関する。
Description: TECHNICAL FIELD The present invention relates to a method for manufacturing a non-linear resistance element that constitutes an image display device in combination with liquid crystal.

(発明の概要) 本発明は,非線形抵抗素子の製造方法において,非線形
抵抗膜と行または列電極である金属膜をほぼ同一形状に
形成することにより,マスク数を低減し,製造方法が容
易で信頼性を高くしたものである。
(Summary of the Invention) According to the present invention, in a method of manufacturing a non-linear resistance element, the number of masks is reduced by forming the non-linear resistance film and the metal film that is a row or column electrode in substantially the same shape, and the manufacturing method is easy. It is highly reliable.

(従来技術) 第5図(a)(b)(c)は,従来の非線形抵抗素子の
製造方法を示す断面図を示す。第5図(a)は,ガラ
ス,石英等の透明絶縁基板1上に,ITO等の透明導電膜か
ら成る画素電極2を1回目のフオトエツチングにて形成
された断面図を示す。次に第5図(b)に示すように,
非線形抵抗膜3を積層後2回目のフオトエツチングにて
形成する。次に第5図(c)に示すように,行または列
電極となるCr,AI等の金属膜4をスパツタ等で積層して,
3回目のフオトエツチングにて形成している。
(Prior Art) FIGS. 5A, 5B, and 5C are sectional views showing a conventional method for manufacturing a nonlinear resistance element. FIG. 5 (a) is a sectional view showing a pixel electrode 2 made of a transparent conductive film such as ITO formed on the transparent insulating substrate 1 made of glass, quartz or the like by the first photo-etching. Next, as shown in FIG. 5 (b),
After the non-linear resistance film 3 is laminated, it is formed by the second photo etching. Next, as shown in FIG. 5 (c), a metal film 4 of Cr, AI, etc., which becomes a row or column electrode, is laminated with a spatter or the like,
It is formed by the third photo etching.

(発明が解決しようとする問題点) 上述したように,非線形抵抗素子を作るのに3回のマス
ク工程を必要としていることと,プロセス工数が多いと
プロセス欠陥が多く発生し歩留りが悪くなる欠点があ
る。
(Problems to be Solved by the Invention) As described above, three mask steps are required to form a non-linear resistance element, and if the number of process steps is large, many process defects occur and the yield deteriorates. There is.

(問題点を解決するための手段) 本発明は上記問題点をすみやかに解決するためになされ
たものであり非線形抵抗膜と行または列電極となる金属
膜を連続して積層し,同一のマスク工程にて金属膜と非
線形抵抗膜をほぼ同一形状に選択除去することよりな
る。
(Means for Solving the Problems) The present invention has been made in order to solve the above problems promptly, and a non-linear resistance film and a metal film to be a row or column electrode are successively laminated to form the same mask. In the process, the metal film and the non-linear resistance film are selectively removed to have substantially the same shape.

(作用) 上記のように,行または列電極である金属膜と非線形抵
抗膜をほぼ同一形状に選択形成することによつて,マス
ク工程を1回少なくでき,かつ特にフオト工程での欠陥
が少なくなりプロセス歩留りが向上し製造コストの低減
と信頼性の高い非線形抵抗素子ができる。
(Operation) As described above, by selectively forming the metal film, which is the row or column electrode, and the non-linear resistance film in substantially the same shape, the mask process can be reduced once, and the defects in the photo process are reduced. The process yield is improved, the manufacturing cost is reduced, and a highly reliable nonlinear resistance element can be obtained.

(実施例) 第1図(a)〜(e)は,本発明による非線形抵抗素子
の製造工程順を示す断面図である。ガラス,石英等の透
明絶縁基板1の上に,ITO(インジウム・スズ酸化物)な
どの透明導電膜である画素電極2を1回目のホトマスク
によつて選択的に形成する工程(第1図(a)),非線
形抵抗膜3とCr,AI,Au/Cr等の金属膜4を連続して積層
する工程(第1図(b)),2回目のホトマスクによつて
レジスト5をマスクにして金属膜4を選択的に形成する
工程(第1図(c),上記金属膜4と上記レジスト5を
マスクにして非線形抵抗膜3を選択的に形成する工程
(第1図(d))からできている。第1図(e)は,工
程終了後の断面構造図を示し,2回のマスク工程で非線形
抵抗素子ができる。
(Embodiment) FIGS. 1A to 1E are sectional views showing a manufacturing process sequence of a nonlinear resistance element according to the present invention. A step of selectively forming a pixel electrode 2 which is a transparent conductive film such as ITO (indium tin oxide) by a first photomask on a transparent insulating substrate 1 such as glass or quartz (see FIG. 1 ( a)), a step of continuously laminating the non-linear resistance film 3 and the metal film 4 of Cr, AI, Au / Cr or the like (FIG. 1 (b)), using the resist 5 as a mask by the second photomask. From the step of selectively forming the metal film 4 (FIG. 1C), the step of selectively forming the nonlinear resistance film 3 using the metal film 4 and the resist 5 as a mask (FIG. 1D) Fig. 1 (e) shows a cross-sectional structure diagram after the process is completed, and a nonlinear resistance element can be formed by two mask processes.

第2図(a)〜(e)は,本発明による非線形抵抗素子
の製造工程順を示す断面図の他の例を示す。第2図
(c)の工程までは,第1図(a)〜(c)の例と全く
同じであるので詳細を省略する。第2図(d)は,レジ
スト5をマスクにして金属膜4を選択的に形成した後,
例えばクリーンオーブにおいて,160℃−30分間熱処理し
て,レジスト5の端部が金属膜4の端部より外側まで拡
がつて断面図を示す。第2図(e)は,レジスト5をマ
スクにして非線形抵抗素子3を選択的に形成した断面図
を示す。最後にレジスト5を剥離すると第2図(f)に
示すように金属膜4が若干(例えば2μm)非線形抵抗
膜3よりも小さく形成され,液晶表示装置等に使用した
時,非線形抵抗膜3の端部を通じて,画素電極と行また
は列電極の金属膜間に電流が流れにくくなるのでより好
ましい。
FIGS. 2A to 2E show other examples of cross-sectional views showing the manufacturing process sequence of the nonlinear resistance element according to the present invention. The process up to FIG. 2C is exactly the same as the example of FIGS. FIG. 2D shows that after the metal film 4 is selectively formed using the resist 5 as a mask,
For example, in a clean orb, a heat treatment is performed at 160 ° C. for 30 minutes, and the end portion of the resist 5 spreads beyond the end portion of the metal film 4 to show a sectional view. FIG. 2E shows a sectional view in which the non-linear resistance element 3 is selectively formed by using the resist 5 as a mask. Finally, when the resist 5 is peeled off, the metal film 4 is formed slightly (for example, 2 μm) smaller than the non-linear resistance film 3 as shown in FIG. 2 (f). It is more preferable that current does not easily flow between the pixel electrodes and the metal films of the row or column electrodes through the edges.

第3図(a)〜(f)は,本発明による非線形抵抗素子
の製造工程順を示す断面図の他の例を示す。第3図
(d)の工程までは,第1図(a)〜(d)までと全く
同じであるので説明詳略する。第3図(e)は,金属膜
4,非線形抵抗膜3を連続してエツチングした後,金属膜
4が非線形抵抗膜3よりも小さいパターンになるよう
に,再度金属膜4をオーバーエツチしてある。レジスト
5を剥離すると第3図(f)のように金属膜4が非線形
抵抗膜3よりも若干(例えば約2μm)小さく形成さ
れ,第2図の例に示したのと同じ効果が得られ好まし
い。
3 (a) to 3 (f) show other examples of cross-sectional views showing the manufacturing process sequence of the nonlinear resistance element according to the present invention. The process up to the step of FIG. 3D is exactly the same as the steps of FIGS. Figure 3 (e) shows a metal film
4. After the nonlinear resistance film 3 is continuously etched, the metal film 4 is overetched again so that the metal film 4 has a smaller pattern than the nonlinear resistance film 3. When the resist 5 is peeled off, the metal film 4 is formed to be slightly smaller (for example, about 2 μm) than the non-linear resistance film 3 as shown in FIG. 3 (f), and the same effect as shown in the example of FIG. 2 is obtained, which is preferable. .

なお,非線形抵抗膜3,プラズマCVD装置等で作成され,
化学量論比よりもシリコン含有量の多いシリコン酸化
膜,シリコン窒化膜またはシリコン酸化窒化膜であり,
例えば酸素とシリコンの原子組成比O/Siが,およそ0.1
〜1.5の範囲,窒素とシリコンの原子組成比N/Siが,お
よそ0.1〜1.0の範囲の膜を使用する。
In addition, it is created by the non-linear resistance film 3, plasma CVD equipment,
A silicon oxide film, a silicon nitride film, or a silicon oxynitride film having a silicon content higher than the stoichiometric ratio,
For example, the atomic composition ratio O / Si of oxygen and silicon is approximately 0.1
A film having an atomic composition ratio N / Si of nitrogen and silicon of about 0.1 to 1.0 is used.

第4図は,本発明による非線形抵抗素子の1画素の斜視
図の例を示す。ガラス等の透明絶縁基板1上に,ITO等の
透明導電膜である画素電極2,非線形抵抗膜3,行または列
電極である金属膜4から成つている。液晶表示装置を製
作するには,その後液晶の配向処理を施して,行または
列電極配線のあるもう1枚のガラス基板と貼り合わせた
後,液晶を封入しなければならないが,本発明ではその
詳細については省略する。
FIG. 4 shows an example of a perspective view of one pixel of the nonlinear resistance element according to the present invention. On a transparent insulating substrate 1 such as glass, a pixel electrode 2 which is a transparent conductive film such as ITO, a non-linear resistance film 3, and a metal film 4 which is a row or column electrode are formed. In order to manufacture a liquid crystal display device, it is necessary to subsequently subject the liquid crystal to an alignment treatment, bond the liquid crystal to another glass substrate having row or column electrode wiring, and then encapsulate the liquid crystal. Details are omitted.

(発明の効果) 上述の説明から明らかなように,本発明の非線形抵抗素
子の製造方法では,行または列電極となる金属膜と非線
形抵抗素子を同一マスクで選択形成するため,従来の非
線形抵抗素子の製造方法に比べてマスク工程が1回少な
くでき,製造コストの低減,高歩留り化が達成できる。
(Effects of the Invention) As is apparent from the above description, in the method for manufacturing a nonlinear resistance element of the present invention, since the metal film to be the row or column electrode and the nonlinear resistance element are selectively formed by the same mask, the conventional nonlinear resistance element The number of mask processes can be reduced by one compared to the device manufacturing method, and the manufacturing cost can be reduced and the yield can be increased.

【図面の簡単な説明】[Brief description of drawings]

第1図(a)〜(e)は本発明による非線形抵抗素子の
製造工程順を示す断面図,第2図(a)〜(f)は本発
明の他の実施例の製造工程順を示す断面図,第3図
(a)〜(f)は本発明のさらに他の実施例の製造工程
順を示す断面図,第4図は本発明の非線形抵抗素子の傾
斜図,第5図(a)〜(c)は従来の非線形抵抗素子の
製造工程の断面図である。 1……基板,2……画素電極,3……非線形抵抗膜,4……金
属膜,5……レジスト
1 (a) to 1 (e) are sectional views showing the manufacturing process sequence of the nonlinear resistance element according to the present invention, and FIGS. 2 (a) to 2 (f) are the manufacturing process sequence of another embodiment of the present invention. Sectional views, FIGS. 3 (a) to 3 (f) are sectional views showing a manufacturing process sequence of still another embodiment of the present invention, and FIG. 4 is an inclined view of the nonlinear resistance element of the present invention, and FIG. 5 (a). 8A to 8C are cross-sectional views of a conventional process for manufacturing a nonlinear resistance element. 1 ... Substrate, 2 ... Pixel electrode, 3 ... Non-linear resistance film, 4 ... Metal film, 5 ... Resist

───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.6 識別記号 庁内整理番号 FI 技術表示箇所 H01L 49/02 ─────────────────────────────────────────────────── ─── Continuation of the front page (51) Int.Cl. 6 Identification code Internal reference number FI technical display H01L 49/02

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】(a)少なくとも絶縁基板上に透明電極か
らなる画素電極を選択的に形成する第1工程、 (b)化学量論比よりもシリコン含有量の多いシリコン
酸化膜、シリコン窒素膜またはシリコン酸化窒化膜から
なる非線形抵抗膜と金属膜を連続して積層する第2工
程、 (c)レジストを形成し、上記金属膜をフォトエッチン
グにより選択的に除去する第3工程、 (d)上記レジスタの端部を上記金属膜の端部よりも外
側まで変形させた後に、上記非線形抵抗膜を選択的に除
去して、上記金属膜とほぼ同一形状に形成する第4工
程、より成ることを特徴とする非線形抵抗素子の製造方
法。
1. A first step of selectively forming a pixel electrode composed of a transparent electrode on at least an insulating substrate, and (b) a silicon oxide film or a silicon nitrogen film having a silicon content higher than a stoichiometric ratio. Or a second step of continuously laminating a nonlinear resistance film made of a silicon oxynitride film and a metal film, (c) a third step of forming a resist and selectively removing the metal film by photoetching, (d) A fourth step of deforming the end portion of the resistor to the outside of the end portion of the metal film and then selectively removing the non-linear resistance film to form a substantially same shape as the metal film. And a method for manufacturing a non-linear resistance element.
【請求項2】(a)少なくとも絶縁基板上に透明電極か
らなる画素電極を選択的に形成する第1工程、 (b)化学量論比よりもシリコン含有量の多いシリコン
酸化膜、シリコン窒素膜またはシリコン酸化窒化膜から
なる非線形抵抗膜と金属膜を連続して積層する第2工
程、 (c)レジストを形成し、上記金属膜をフォトエッチン
グにより選択的に除去する第3工程、 (d)上記非線形抵抗膜を選択的に除去した後に、上記
金属膜をエッチングして上記非線形抵抗膜とほぼ同一形
状にする第4工程、より成ることを特徴とする非線形抵
抗素子の製造方法。
2. A first step of selectively forming a pixel electrode composed of a transparent electrode on at least an insulating substrate, and (b) a silicon oxide film or a silicon nitrogen film having a silicon content higher than a stoichiometric ratio. Or a second step of continuously laminating a nonlinear resistance film made of a silicon oxynitride film and a metal film, (c) a third step of forming a resist and selectively removing the metal film by photoetching, (d) A method of manufacturing a non-linear resistance element, comprising a fourth step of selectively removing the non-linear resistance film and then etching the metal film to make the non-linear resistance film have substantially the same shape.
JP60210617A 1985-09-24 1985-09-24 Non-linear resistance element manufacturing method Expired - Fee Related JPH0740104B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60210617A JPH0740104B2 (en) 1985-09-24 1985-09-24 Non-linear resistance element manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60210617A JPH0740104B2 (en) 1985-09-24 1985-09-24 Non-linear resistance element manufacturing method

Publications (2)

Publication Number Publication Date
JPS6269659A JPS6269659A (en) 1987-03-30
JPH0740104B2 true JPH0740104B2 (en) 1995-05-01

Family

ID=16592289

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60210617A Expired - Fee Related JPH0740104B2 (en) 1985-09-24 1985-09-24 Non-linear resistance element manufacturing method

Country Status (1)

Country Link
JP (1) JPH0740104B2 (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6161197A (en) * 1984-09-01 1986-03-28 株式会社半導体エネルギー研究所 Solid display unit
JPH0617956A (en) * 1992-06-30 1994-01-25 Akio Oba Solenoid valve

Also Published As

Publication number Publication date
JPS6269659A (en) 1987-03-30

Similar Documents

Publication Publication Date Title
US4336295A (en) Method of fabricating a transparent metal oxide electrode structure on a solid-state electrooptical device
JP4272272B2 (en) Wiring composition, metal wiring using the composition and manufacturing method thereof, display device using the wiring and manufacturing method thereof
JPH1062818A (en) Manufacturing method of liquid crystal display device
JP2503217B2 (en) Method of forming electrode wiring
JPS6349914B2 (en)
JPH0613405A (en) Thin film transistor and manufacturing method thereof
JPH07122718B2 (en) Liquid crystal display
JPH06102528A (en) Method of manufacturing thin film transistor matrix
JP2866516B2 (en) Active matrix substrate and manufacturing method thereof
JPH0740104B2 (en) Non-linear resistance element manufacturing method
JPH03249735A (en) Manufacture of thin film transistor
JPH02278749A (en) Image display device and its manufacture
JP2775883B2 (en) Method of manufacturing thin film transistor matrix
JPH0574828B2 (en)
JPH09179140A (en) Manufacturing method of liquid crystal display device
JPH06235933A (en) Liquid crystal display device and its manufacture
JP2733947B2 (en) Manufacturing method of thin film pattern
JP2934731B2 (en) Nonlinear resistance element and manufacturing method thereof
JP2002314088A (en) Method of manufacturing thin film transistor array substrate and liquid crystal display device using thin film transistor array substrate manufactured by the method
JP2946755B2 (en) Thin film transistor matrix substrate
JPH04155315A (en) Manufacture of multi-layer film wiring body
JPS6143484A (en) Formation of electrode in semiconductor device
JPS61201294A (en) Manufacture of liquid crystal display unit
JPH02924A (en) Manufacture of nonlinear resistance element
JPS635378A (en) Active matrix substrate

Legal Events

Date Code Title Description
S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees