JPH0758723B2 - Film carrier tape - Google Patents

Film carrier tape

Info

Publication number
JPH0758723B2
JPH0758723B2 JP3164040A JP16404091A JPH0758723B2 JP H0758723 B2 JPH0758723 B2 JP H0758723B2 JP 3164040 A JP3164040 A JP 3164040A JP 16404091 A JP16404091 A JP 16404091A JP H0758723 B2 JPH0758723 B2 JP H0758723B2
Authority
JP
Japan
Prior art keywords
plating
film carrier
lead
tin
carrier tape
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP3164040A
Other languages
Japanese (ja)
Other versions
JPH04361541A (en
Inventor
雅克 金
潤 佐々木
洋 石塚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Metal Mining Co Ltd
Original Assignee
Sumitomo Metal Mining Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Metal Mining Co Ltd filed Critical Sumitomo Metal Mining Co Ltd
Priority to JP3164040A priority Critical patent/JPH0758723B2/en
Publication of JPH04361541A publication Critical patent/JPH04361541A/en
Publication of JPH0758723B2 publication Critical patent/JPH0758723B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Wire Bonding (AREA)

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、ICやLSIの表面実
装の一つであるフィルムキャリア方式(TapeAutomated
Bonding、略称TAB方式)に用いられるフィルムキ
ャリアテープに関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a film carrier system (TapeAutomated) which is one of surface mounting of ICs and LSIs.
The present invention relates to a film carrier tape used for Bonding (abbreviated as TAB method).

【0002】[0002]

【従来の技術】従来、フィルムキャリアテープの構成と
しては、生地としての銅箔の上面に、直接、全面にわた
ってAuめっきが施されたもの、又は、上記銅箔の上面
に全面にわたってNiめっきが施されたのちに、全面に
わたってAuめっきが施されたもの、或いは、銅箔の上
面にあって、直接、全面にわたったSnめっきが施され
たフィルムキャリアテープ等が市販されている。ところ
が、外部回路との結線操作に際して、アウターリード部
のボンディングの信頼性、安定性を向上させる必要が高
まって来たために、近年、アウターリード部に錫鉛半田
合金めっきが施されている事を要求する仕様をもった製
品需要が多くなって来ている。
2. Description of the Related Art Conventionally, as a structure of a film carrier tape, an upper surface of a copper foil as a material is directly plated with Au over the entire surface, or an upper surface of the copper foil is plated with Ni over the entire surface. After that, commercially available products are those that are Au plated over the entire surface, or film carrier tapes that are Sn plated directly over the entire surface of the copper foil. However, it has become necessary to improve the reliability and stability of the bonding of the outer lead portion during the connection operation with the external circuit, so in recent years, the outer lead portion has been tin-lead solder alloy plated. Demand for products with the required specifications is increasing.

【0003】[0003]

【発明が解決しようとする課題】上記仕様にもとづいた
製品構成を満足させようとした場合、例えば図3の如く
銅箔14の上面に全面にわたってAuめっき15を施し
た後、アウターリード部12の上面に錫鉛半田めっき1
6を施すという製作方法が多く用いられてきた。しか
し、この場合には錫鉛半田めっき16の下地としてAu
めっき15が存在することになる為、ICの製作工程に
あって避けられない加熱処理が実施された場合に、この
金めっき15と錫鉛半田めっき16との間に拡散現象が
生じ、結果的に形成されて来るAuーSnの合金層によ
って、アウターリード部を外部回路と結線する場合に、
アウターリード部のボンディング性、濡れ性が著しく低
下して来て、結線不良をまねき易くなるという問題点が
提示されていた。
In order to satisfy the product structure based on the above specifications, for example, as shown in FIG. 3, after the Au plating 15 is applied over the entire upper surface of the copper foil 14, the outer lead portion 12 is formed. Tin lead solder plating on top 1
The manufacturing method of applying 6 has been often used. However, in this case, Au is used as the base of the tin-lead solder plating 16.
Since the plating 15 exists, a diffusion phenomenon occurs between the gold plating 15 and the tin-lead solder plating 16 when a heat treatment that is unavoidable in the IC manufacturing process is performed, resulting in When the outer lead part is connected to the external circuit by the Au-Sn alloy layer formed on the
There has been presented a problem that the bondability and wettability of the outer lead portion are remarkably deteriorated, which easily leads to defective connection.

【0004】また、アウターリード部12に錫鉛半田め
っき16を施す場合に、作業手順の簡易さを狙って、テ
ストパッド部13にまでも錫鉛半田めっき16を施す場
合には、錫鉛半田めっき16された表面の電気接触抵抗
が著しく高騰するため、結果的に、フィルムキャリァテ
ープ1の電気特性を検査する場合の信頼性並びに製品特
性の安定性に問題を残していた。
Further, when the tin lead solder plating 16 is applied to the outer lead portion 12, the tin lead solder plating 16 is applied even to the test pad portion 13 for the purpose of simplifying the work procedure. Since the electrical contact resistance of the plated surface 16 increases significantly, as a result, there remains a problem in reliability when inspecting the electrical characteristics of the film carrier tape 1 and stability of product characteristics.

【0005】[0005]

【課題を解決するための手段】上記の如き事態を解決す
るための手段として、本発明は、アウターリード部12
へ錫鉛半田合金めっき16を施す場合にあっても、テス
トパッド部13にはAuめっき15の表面を露出させ、
しかも、このAuめっき15領域に錫鉛半田合金めっき
16領域が隣接しない様に配置したフィルムキャアテー
プを提示するものである。
As a means for solving the above situation, the present invention provides an outer lead portion 12
Even in the case of applying the tin-tin-lead solder alloy plating 16, the surface of the Au plating 15 is exposed in the test pad portion 13,
Moreover, the present invention provides a film carrier tape in which the tin-lead solder alloy plating 16 area is not adjacent to the Au plating 15 area.

【0006】[0006]

【作用】本発明は、アウターリード部12へ錫鉛半田め
っき16を実施するに先立って、テストパッド部13の
上面にはAuめっき15を露出させ、しかも、このAu
めっき15領域に錫鉛半田合金めっき16領域が隣接し
ない様に配置する事によって、ICの製作工程にあって
避けられない加熱処理が実施された場合にあっても、こ
の金めっき15と錫鉛半田めっき16との間に拡散現象
が生ぜず、結果的にAuーSnの合金層が形成されて来
る事を避ける事によって、アウターリード部12のボン
ディング性、濡れ性に著しい低下が見られなくなるばか
りか、テストパッド部13に於ける電気接触抵抗の著し
い高騰を避け得た為、フィルムキャアテープを製造した
後の電気接触検査に加えて、IC並びにLSIを形成し
たのちの電気特性検査についてもその信頼性を向上させ
ると共に、製品品質の安定性を向上することを可能にし
た。
The present invention exposes the Au plating 15 on the upper surface of the test pad portion 13 before the tin lead solder plating 16 is applied to the outer lead portion 12.
By arranging the tin-lead solder alloy plating 16 region so as not to be adjacent to the plating 15 region, even if the heat treatment that is unavoidable in the IC manufacturing process is performed, the gold-plating 15 and the tin lead A diffusion phenomenon does not occur between the solder plating 16 and the Au-Sn alloy layer is eventually formed, so that the bonding property and wettability of the outer lead portion 12 are not significantly reduced. Not only that, since the electric contact resistance in the test pad portion 13 can be prevented from significantly increasing, the electric characteristic inspection after the IC and LSI are formed in addition to the electric contact inspection after the film carrier tape is manufactured. In addition to improving its reliability, it has also become possible to improve the stability of product quality.

【0007】[0007]

【実施例】実施例1 図1の構造に示すように、厚さ35μmの生地銅箔10
を処理して得られたリードパターンの全面に金めっき1
5を2μm施し、続いて、アウターリード部12に、組
成9対1の錫鉛半田めっき16を8μmの厚さで施し、
さらに、テストパッド部13には厚さ2μmのAuめっ
き15領域が錫鉛半田めっき16領域に隣接する事なく
施されたフィルムキャリアテープ1を製作した。なお図
中2はスプロケットホール、3はインナーリードホー
ル、4はアウターリードホール、5はインナーリード、
6はアウターリード、7はテストパッド、8はめっき用
配線、13はテストパッド部、17はポリイミドサブス
トレートを夫々示す。このフィルムキャリアテープ1に
175℃で24時間の加熱処理を施し、ソルダーチェッ
カー〔( 株) レスカ製SATー2000〕によってゼロ
クロスタイムを測定したところ、その値は1.2秒であ
って、脆弱なAuーSn合金の層が形成されて居ない事
が判明した。
Example 1 As shown in the structure of FIG. 1, a base copper foil 10 having a thickness of 35 μm
Gold plating on the entire surface of the lead pattern obtained by processing
5 is applied to 2 μm, and then tin lead solder plating 16 having a composition of 9: 1 is applied to the outer lead portion 12 to a thickness of 8 μm.
Further, a film carrier tape 1 having a 2 μm-thick Au plating 15 region applied to the test pad portion 13 without adjoining the tin-lead solder plating 16 region was produced. In the figure, 2 is a sprocket hole, 3 is an inner lead hole, 4 is an outer lead hole, 5 is an inner lead,
Reference numeral 6 is an outer lead, 7 is a test pad, 8 is a wiring for plating, 13 is a test pad portion, and 17 is a polyimide substrate. This film carrier tape 1 was subjected to a heat treatment at 175 ° C. for 24 hours, and the zero cross time was measured by a solder checker [SAT-2000 manufactured by Resca Co., Ltd.]. It was found that the Au-Sn alloy layer was not formed.

【0008】また、このフィルムキャリアテープ1の各
リード間の接触現象が発生していないかどうかを検査す
るため、テストパッド部13について専用の針を押し当
てて各リード間の接触現象を検査するスプリングピン方
式のプローブ検査を実施した場合、負荷荷重40gにて
再現性100%という十分な検査結果を得ることが出来
た。
Further, in order to inspect whether the contact phenomenon between the leads of the film carrier tape 1 has occurred, a dedicated needle is pressed against the test pad portion 13 to inspect the contact phenomenon between the leads. When the spring pin type probe inspection was carried out, a sufficient inspection result of 100% reproducibility could be obtained with a load of 40 g.

【0009】比較例1 図3の如く厚さ35μmの銅箔14を処理して得られた
リードパターンの全面に金めっき15を2μm施し、そ
のまま、アウターリード部12並びにテストパッド部1
3に組成9対1の錫鉛半田めっき16を8μm施したフ
ィルムキャリアテープ1に対し、実施例1と同様な加熱
処理を施し、さらに、同様なゼロクロスタイムの測定を
行った結果、その値は3.5秒であって、この場合、ア
ウターリード部12の表面に脆弱なAuーSn合金の層
が形成されて来たために、アウターリード部12の表面
の濡れ性が劣って来ている事が明らかになった。
Comparative Example 1 As shown in FIG. 3, 2 μm of gold plating 15 is applied to the entire surface of a lead pattern obtained by treating a copper foil 14 having a thickness of 35 μm, and the outer lead portion 12 and the test pad portion 1 are left as they are.
The film carrier tape 1 obtained by applying 8 μm of the tin-lead solder plating 16 having a composition of 9: 1 to 3 was subjected to the same heat treatment as in Example 1, and the same zero cross time was measured. 3.5 seconds, and in this case, the fragile Au—Sn alloy layer has been formed on the surface of the outer lead portion 12, so that the wettability of the surface of the outer lead portion 12 is inferior. Became clear.

【0010】さらに、実施例1と同様に、このフィルム
キャリアテープ1の各リード間の接触現象が発生してい
ないかどうかを検査するため、テストパッド部13につ
いて専用の針を押し当てて各リード間の接触現象を検査
するスプリングピン方式のプローブ検査を実施した場
合、負荷荷重40gにて再現性85%という不十分な検
査結果しか得ることが出来なかった。
Further, in the same manner as in Example 1, in order to inspect whether the contact phenomenon between the leads of the film carrier tape 1 has occurred, a dedicated needle is pressed against the test pad portion 13 to lead each lead. When the probe test of the spring pin system for inspecting the contact phenomenon between the two was performed, only an insufficient test result of reproducibility of 85% at a load of 40 g could be obtained.

【0011】[0011]

【発明の効果】本発明は、アウターリード部に錫鉛半田
めっきを施す場合に、この錫鉛半田めっきをアウターリ
ード部に隣接するテストパッド領域のAuめっき領域よ
り隔離した為、Au−Sn化合物を生成する事がなくな
り、アウターリード部のボンディング性、濡れ性を低下
させる事のないフィルムキャリアテープを供給すること
を可能にすると共に、テストパッド部の上面にAuめっ
きを施した事によって、各リード間の接触現象を検査す
るスプリングピン方式のプローブ検査を実施した場合に
あっても、精度の高い検査結果を入手する事が可能にな
った。
According to the present invention, when the tin lead solder plating is applied to the outer lead portion, the tin lead solder plating is separated from the Au plating area of the test pad area adjacent to the outer lead portion. It is possible to supply a film carrier tape which does not reduce the bonding property and wettability of the outer lead part, and the Au plating is applied to the upper surface of the test pad part. Even if the probe test of the spring pin method for inspecting the contact phenomenon between the leads is performed, it is possible to obtain highly accurate inspection results.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例の平面図である。FIG. 1 is a plan view of an embodiment of the present invention.

【図2】本発明の一実施例断面にみる構成材質の模式図
である。
FIG. 2 is a schematic view of constituent materials seen in a cross section of one embodiment of the present invention.

【図3】比較例1の断面にみる構成材質の模式図であ
る。
FIG. 3 is a schematic view of constituent materials seen in a cross section of Comparative Example 1.

【符号の説明】[Explanation of symbols]

1. フイルムキャリアテープ 2. スプロケットホール 3. インナーリードホール 4. アウターリードホール 5. インナーリード 6. アウターリード 7. テストパッド 8. めっき用配線 10. 生地(Cu箔) 11. インナーリード部 12. アウターリード部 13. テストパッド部 14. Cu箔 15. Auめっき 16. Sn−Pbめっき 17. ポリイミドサブストレート 1. Film carrier tape 2. Sprocket hall 3. Inner lead hole 4. Outer lead hole 5. Inner lead 6. Outer lead 7. Test pad 8. Wiring for plating 10. Dough (Cu foil) 11. Inner lead part 12. Outer lead part 13. Test pad section 14. Cu foil 15. Au plating 16. Sn-Pb plating 17. Polyimide substrate

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】錫鉛半田合金めっきが施されているアウタ
ーリード部に連接するテストパッド部の上面にAuめっ
きが施され、かつ、このAuめっき領域と上記錫鉛半田
合金めっき領域とが隔離されている事を特徴とするフィ
ルムキャリアテープ。
1. An Au plating is applied to an upper surface of a test pad portion connected to an outer lead portion which is plated with a tin-lead solder alloy plating, and the Au-plated region and the tin-lead solder alloy plated region are isolated from each other. A film carrier tape characterized by being used.
JP3164040A 1991-06-07 1991-06-07 Film carrier tape Expired - Lifetime JPH0758723B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3164040A JPH0758723B2 (en) 1991-06-07 1991-06-07 Film carrier tape

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3164040A JPH0758723B2 (en) 1991-06-07 1991-06-07 Film carrier tape

Publications (2)

Publication Number Publication Date
JPH04361541A JPH04361541A (en) 1992-12-15
JPH0758723B2 true JPH0758723B2 (en) 1995-06-21

Family

ID=15785663

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3164040A Expired - Lifetime JPH0758723B2 (en) 1991-06-07 1991-06-07 Film carrier tape

Country Status (1)

Country Link
JP (1) JPH0758723B2 (en)

Also Published As

Publication number Publication date
JPH04361541A (en) 1992-12-15

Similar Documents

Publication Publication Date Title
US5854513A (en) Semiconductor device having a bump structure and test electrode
JP3685793B2 (en) Manufacturing method of semiconductor integrated circuit device
JP2570637B2 (en) MCM carrier
US5474957A (en) Process of mounting tape automated bonded semiconductor chip on printed circuit board through bumps
JP3300839B2 (en) Semiconductor device and method of manufacturing and using same
JP2825085B2 (en) Semiconductor device mounting structure, mounting board, and mounting state inspection method
JPH0332914B2 (en)
US7245006B2 (en) Palladium-spot leadframes for high adhesion semiconductor devices and method of fabrication
US20010050181A1 (en) Semiconductor module and circuit substrate
KR100722645B1 (en) Printed circuit board for semiconductor package and manufacturing method
US4585157A (en) Tape bonding of two integrated circuits into one tape frame
US20090178830A1 (en) Printed circuit board and component package having the same
US20010013651A1 (en) Semiconductor device and manufacturing method therefor
JPH0616522B2 (en) Copper alloy foil for tape carrier
JP3193100B2 (en) Semiconductor device
JP3191684B2 (en) Method for manufacturing semiconductor element having electroplating lead
JPH04361541A (en) Film carrier tape
Zakel et al. Fluxless flip chip assembly on rigid and flexible polymer substrates using the Au-Sn metallurgy
JP2955736B2 (en) Multilayer ceramic package for semiconductor device
JP2974840B2 (en) Semiconductor element mounting method
JPH0590343A (en) Film carrier tape
JPH04360548A (en) Film carrier tape
JPH05144883A (en) Film carrier tape and manufacture thereof
JPH04137552A (en) Lead frame
JPH04361540A (en) Film carrier tape