JPH088263A - Semiconductor substrate - Google Patents

Semiconductor substrate

Info

Publication number
JPH088263A
JPH088263A JP13680594A JP13680594A JPH088263A JP H088263 A JPH088263 A JP H088263A JP 13680594 A JP13680594 A JP 13680594A JP 13680594 A JP13680594 A JP 13680594A JP H088263 A JPH088263 A JP H088263A
Authority
JP
Japan
Prior art keywords
semiconductor substrate
oxygen
concentration
pieces
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13680594A
Other languages
Japanese (ja)
Inventor
Koji Sueoka
浩治 末岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Steel Corp
Original Assignee
Sumitomo Metal Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Metal Industries Ltd filed Critical Sumitomo Metal Industries Ltd
Priority to JP13680594A priority Critical patent/JPH088263A/en
Publication of JPH088263A publication Critical patent/JPH088263A/en
Pending legal-status Critical Current

Links

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

(57)【要約】 【構成】 10×1017個/cm3 の酸素濃度を有する
とともに、裏面10bから基板の略1/2の厚みまでの
領域10cに、1×1017個/cm3 の濃度の炭素を含
有している半導体基板。 【効果】 酸素含有量が少ないため、高温熱処理を施す
ことなく、表面10aから半導体基板10の厚みtの略
1/2までの領域にDZ層を形成することができ、ピッ
トの発生や酸化膜の耐圧不良の発生を防止することがで
きる。一方、所定濃度のC含有領域に自由体積を形成す
ることができ、酸素濃度が少なくても酸素析出反応を進
行させることができる。このため、LSI製造時に行わ
れる約1000℃で16時間程度の熱処理の際、同時に
裏面10bから半導体基板10の厚みtの略1/2まで
の領域に酸素析出物を形成することができ、微小欠陥を
発生させてIG層を形成することができる。したがっ
て、Feにより半導体基板10が汚染された場合でもF
eをこのIG層に吸着させることができ、積層欠陥の発
生を防止することができ、この結果、積層欠陥に伴うリ
ーク電流の増大を防止することができる。
(57) [Summary] [Structure] In addition to having an oxygen concentration of 10 × 10 17 pieces / cm 3 , an area of 10 × 10 17 pieces / cm 3 in the region 10c from the back surface 10b to about half the thickness of the substrate. A semiconductor substrate containing a concentration of carbon. [Effect] Since the oxygen content is small, the DZ layer can be formed in the region from the surface 10a to about 1/2 of the thickness t of the semiconductor substrate 10 without performing the high temperature heat treatment, resulting in the formation of pits and oxide film. It is possible to prevent the occurrence of breakdown voltage failure. On the other hand, a free volume can be formed in the C-containing region of a predetermined concentration, and the oxygen precipitation reaction can proceed even if the oxygen concentration is low. Therefore, during the heat treatment at about 1000 ° C. for about 16 hours, which is performed during LSI manufacturing, oxygen precipitates can be simultaneously formed in the region from the back surface 10b to about ½ of the thickness t of the semiconductor substrate 10. IG layers can be formed by generating defects. Therefore, even if the semiconductor substrate 10 is contaminated by Fe, F
The e can be adsorbed to the IG layer, the occurrence of stacking faults can be prevented, and as a result, the increase in leak current due to stacking faults can be prevented.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体基板に関し、より
詳細にはLSI等の集積回路形成用の基板として用いら
れる単結晶シリコン(Si)の半導体基板に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor substrate, and more particularly to a single crystal silicon (Si) semiconductor substrate used as a substrate for forming an integrated circuit such as an LSI.

【0002】[0002]

【従来の技術】LSI等の集積回路形成用基板として用
いられている半導体基板の大部分は、石英るつぼ内に充
填されたSi溶融液を回転させながら引き上げるチョク
ラルスキー法(CZ法)と呼ばれる引き上げ方法によっ
て形成された単結晶Siから製造されている。
2. Description of the Related Art Most of semiconductor substrates used as substrates for forming integrated circuits such as LSIs are called the Czochralski method (CZ method) in which a Si melt filled in a quartz crucible is pulled up while rotating. It is manufactured from single crystal Si formed by the pulling method.

【0003】単結晶SiをこのようなCZ法を用いて成
長させると、石英るつぼ自身がSi溶融液に溶解して酸
素を溶出し、一般的にこの酸素は固液界面からSiイン
ゴット中に(15〜20)×1017個/cm3 の濃度で
取り込まれる。
When single crystal Si is grown using such a CZ method, the quartz crucible itself dissolves in the Si melt and elutes oxygen, and this oxygen is generally introduced from the solid-liquid interface into the Si ingot ( 15 to 20) × 10 17 particles / cm 3 is taken in.

【0004】一方、例えばLSI製造時の代表的熱処理
温度である1000℃では、単結晶Si中の酸素の固溶
度は約3×1017個/cm3 であり、1000℃以下で
はさらに小さい値となっており、したがって単結晶Si
内に含有された酸素は常に過飽和状態になっている。こ
のため、LSI製造における熱処理時には酸素が単結晶
Si半導体基板(以下、単に半導体基板と記す)内に析
出し、SiOX 構造に変化する。すると、体積が膨張し
てこの周囲に歪みが生じる場合があり、歪みが生じると
転位ループや結晶欠陥等の微小欠陥が発生する。
On the other hand, for example, at 1000 ° C. which is a typical heat treatment temperature during LSI manufacturing, the solid solubility of oxygen in single crystal Si is about 3 × 10 17 pieces / cm 3 , and even below 1000 ° C. Therefore, single crystal Si
The oxygen contained therein is always in a supersaturated state. For this reason, oxygen is precipitated in the single crystal Si semiconductor substrate (hereinafter simply referred to as a semiconductor substrate) during the heat treatment in the LSI manufacturing, and changes into a SiO x structure. Then, the volume may expand and strain may occur around this, and when the strain occurs, minute defects such as dislocation loops and crystal defects occur.

【0005】これらの微小欠陥が前記半導体基板の表面
から数μmの範囲(LSI素子の活性領域)に存在する
場合、酸化膜耐圧の低下やリーク電流の発生等が生じ、
LSIにとって有害となる。他方、前記半導体基板の表
面から十分離れた内部のみに存在する場合、この微小欠
陥がFe(鉄)、Ni(ニッケル)、Cu(銅)等の重
金属の汚染物質を吸着し、この汚染物質を前記素子の活
性領域から除去するいわゆるゲッタリング作用が働くた
め、高品位のLSIを製造する上で有用となる。
When these minute defects exist within a range of several μm from the surface of the semiconductor substrate (active region of the LSI element), the breakdown voltage of the oxide film is lowered, leak current is generated, etc.
It is harmful to LSI. On the other hand, when present only inside the semiconductor substrate sufficiently distant from the surface, the microdefects adsorb heavy metal contaminants such as Fe (iron), Ni (nickel), and Cu (copper), and The so-called gettering action of removing from the active region of the device works, which is useful in manufacturing a high-quality LSI.

【0006】上記の理由により、酸素濃度が(15〜2
0)×1017個/cm3 である前記半導体基板では、そ
の表面に前記微小欠陥が存在しない無欠陥層(以下、D
Z(Denuded Zone)層と記す)を形成するとともに、そ
の内部に前記微小欠陥が存在する欠陥層(以下、IG
(Intrinsic gettering)層と記す)を形成するための熱
処理が施されている。具体的には、例えば前記半導体基
板に窒素雰囲気中1100〜1200℃で4時間程度の
熱処理を施し、酸素を外方に拡散させることにより表面
近傍における酸素濃度を低下させ(DZ層の形成)、次
いで窒素雰囲気中約700℃で4時間程度の熱処理を施
し、前記半導体基板の内部に前記酸素析出物を高密度に
生成させる。この後、LSI製造時における酸素雰囲気
中約1000℃で16時間程度の酸化処理の際、前記酸
素析出物から前記微小欠陥を発生させる(IG層の形
成)。
For the above reason, the oxygen concentration is (15-2
0) × 10 17 pieces / cm 3 of the semiconductor substrate, the defect-free layer (hereinafter, referred to as D
Z (Denuded Zone) layer is formed, and a defect layer (hereinafter referred to as IG) in which the minute defects are present inside is formed.
A heat treatment for forming (Intrinsic gettering) layer is performed. Specifically, for example, the semiconductor substrate is heat-treated in a nitrogen atmosphere at 1100 to 1200 ° C. for about 4 hours to diffuse oxygen outward to reduce the oxygen concentration near the surface (formation of DZ layer), Then, heat treatment is performed in a nitrogen atmosphere at about 700 ° C. for about 4 hours to generate the oxygen precipitates at a high density inside the semiconductor substrate. After that, during the oxidation treatment at about 1000 ° C. for about 16 hours in an oxygen atmosphere during LSI manufacturing, the microdefects are generated from the oxygen precipitates (IG layer formation).

【0007】ところで、酸素濃度が(15〜20)×1
17個/cm3 である前記半導体基板においては、含有
酸素濃度が高いため、インゴットを引き上げた時点で前
記酸素析出物が生成されているという問題があった。こ
の問題を解決するため、酸素濃度が(5〜15)×10
17個/cm3 の範囲に制御された低酸素濃度の半導体基
板が用いられ始めている。
By the way, the oxygen concentration is (15 to 20) × 1
In the semiconductor substrate of 0 17 pieces / cm 3 , there is a problem that the oxygen precipitate is generated when the ingot is pulled up because the concentration of oxygen content is high. In order to solve this problem, the oxygen concentration is (5-15) × 10
Semiconductor substrates having a low oxygen concentration controlled in the range of 17 / cm 3 are beginning to be used.

【0008】また、酸素濃度が(10〜15)×1017
個/cm3 を有する半導体基板を用い、この表面側から
3〜5μmの箇所にイオン注入法により炭素を4×10
16個/cm3 注入した後、熱処理を施して表面近傍の酸
素を外方に拡散させる方法が提案されている(特開平3
−84931号公報)。この方法により、前記半導体基
板の表面に酸素析出物や微小欠陥が存在しないDZ層の
形成を図る一方、炭素の注入箇所に酸素析出物や微小欠
陥が存在するIG層の形成を図っている。
The oxygen concentration is (10 to 15) × 10 17
Using a semiconductor substrate having a number of pieces / cm 3 , carbon is added at a location of 3 to 5 μm from the surface side by ion implantation to 4 × 10
A method has been proposed in which 16 pieces / cm 3 are implanted and then heat treatment is performed to diffuse oxygen in the vicinity of the surface outward (Japanese Patent Laid-Open No. HEI 3).
-84931). By this method, a DZ layer without oxygen precipitates or micro defects is formed on the surface of the semiconductor substrate, while an IG layer with oxygen precipitates or micro defects is formed at a carbon injection position.

【0009】[0009]

【発明が解決しようとする課題】上記した酸素濃度が
(5〜15)×1017個/cm3 である半導体基板にお
いては、含有酸素濃度が低いため、酸素析出物が生成し
難く、したがってIG層の形成が困難であるという課題
があった。この結果、LSIの製造中にFe、Ni、C
u等の重金属により半導体基板が汚染された場合、これ
らの重金属はIG層に吸着されることなく前記半導体基
板の表面に積層欠陥を形成し、この積層欠陥によりリー
ク電流が増大する等の課題があった。
In the above-mentioned semiconductor substrate having an oxygen concentration of (5 to 15) × 10 17 pieces / cm 3 , the oxygen content is low, so that it is difficult to generate oxygen precipitates, and therefore IG There is a problem that it is difficult to form a layer. As a result, Fe, Ni, C are produced during the manufacture of the LSI.
When a semiconductor substrate is contaminated by a heavy metal such as u, these heavy metals form a stacking fault on the surface of the semiconductor substrate without being adsorbed by the IG layer, and this stacking fault causes a problem such as an increase in leak current. there were.

【0010】また、上記した酸素濃度が(15〜20)
×1017個/cm3 である半導体基板においては、含有
酸素濃度が高く、インゴットを引き上げた時点で酸素析
出物が生成してこの周囲に歪みが発生する場合が多いた
め、半導体基板の表面に形成される酸化膜の絶縁耐圧が
劣る等の課題があった。またこのような高い酸素濃度を
有する半導体基板においては、酸素を外方に拡散させて
半導体基板の表面近傍にDZ層を形成するため、上記し
た1100〜1200℃の高温熱処理を必要とする。こ
の熱処理の際、熱処理炉中に含まれる微量の前記重金属
により半導体基板の表面が汚染され易いため、この重金
属が核となって半導体基板の表面近傍にピットが発生
し、このピットにより酸化膜の絶縁耐圧不良が生じると
いう課題もあった。
Further, the above-mentioned oxygen concentration is (15 to 20).
In the case of a semiconductor substrate having a density of × 10 17 pieces / cm 3 , the oxygen content is high, and oxygen precipitates are often generated when the ingot is pulled up, and strain is generated around this. There was a problem that the dielectric strength of the oxide film formed was poor. Further, in such a semiconductor substrate having a high oxygen concentration, oxygen is diffused outward to form the DZ layer in the vicinity of the surface of the semiconductor substrate, and therefore the above-mentioned high temperature heat treatment at 1100 to 1200 ° C. is required. During this heat treatment, since the surface of the semiconductor substrate is easily contaminated by the trace amount of the heavy metal contained in the heat treatment furnace, the heavy metal serves as a nucleus to form a pit near the surface of the semiconductor substrate. There is also a problem that a breakdown voltage failure occurs.

【0011】また、上記した(10〜15)×1017
/cm3 程度の酸素濃度を有する半導体基板の表面から
Cを注入した後、酸素を外方に熱処理・拡散させる方法
においては、C注入濃度が低いため、前記半導体基板の
表面近傍に酸素析出物が析出するおそれがあり、DZ層
の形成が困難であるという課題があった。またこれを防
止するための熱処理を施すと、前記ピットが発生し、酸
化膜の耐圧不良が生じるという課題があった。
Further, in the above method of implanting C from the surface of the semiconductor substrate having an oxygen concentration of (10 to 15) × 10 17 pieces / cm 3 and then thermally treating and diffusing oxygen outward, Since the implantation concentration is low, there is a possibility that oxygen precipitates may be deposited in the vicinity of the surface of the semiconductor substrate, which makes it difficult to form the DZ layer. Further, if heat treatment is performed to prevent this, there is a problem that the pits are generated and the breakdown voltage of the oxide film is deteriorated.

【0012】本発明はこのような課題に鑑みなされたも
のであり、酸素濃度が(5〜15)×1017個/cm3
である半導体基板の内部にIG層を形成することがで
き、重金属により半導体基板が汚染された場合でもこれ
らの重金属をIG層に吸着させることができ、この結
果、積層欠陥の発生とこれに伴うリーク電流の増大とを
防止することができる半導体基板を提供することを目的
としている。
The present invention has been made in view of the above problems and has an oxygen concentration of (5 to 15) × 10 17 pieces / cm 3.
The IG layer can be formed inside the semiconductor substrate, and even when the semiconductor substrate is contaminated by the heavy metal, these heavy metals can be adsorbed to the IG layer. An object of the present invention is to provide a semiconductor substrate that can prevent an increase in leak current.

【0013】また、酸素濃度が(15〜20)×1017
個/cm3 である半導体基板の表面近傍に、高温の熱処
理を施すことなくDZ層を形成することができ、熱処理
時における重金属汚染を防止することができ、この結
果、ピットの発生や酸化膜の耐圧不良の発生を防止する
ことができる半導体基板を提供することを目的としてい
る。
The oxygen concentration is (15 to 20) × 10 17
The DZ layer can be formed in the vicinity of the surface of the semiconductor substrate having the number of pieces / cm 3 without performing high-temperature heat treatment, and heavy metal contamination during heat treatment can be prevented. As a result, pit formation and oxide film formation can be prevented. It is an object of the present invention to provide a semiconductor substrate capable of preventing the occurrence of the withstand voltage failure.

【0014】[0014]

【課題を解決するための手段】上記目的を達成するため
に本発明に係る半導体基板は、酸素濃度が5×1017
15×1017個/cm3 である半導体基板であって、該
半導体基板の裏面から2/3の厚み以下の範囲に、10
17〜1018個/cm3 の濃度の炭素を含有していること
を特徴としている(1)。
To achieve the above object, a semiconductor substrate according to the present invention has an oxygen concentration of 5 × 10 17 to
A semiconductor substrate having a density of 15 × 10 17 pieces / cm 3 and having a thickness of 2/3 or less from the back surface of the semiconductor substrate.
It is characterized by containing carbon at a concentration of 17 to 10 18 carbons / cm 3 (1).

【0015】また本発明に係る半導体基板は、酸素濃度
が15×1017〜20×1017個/cm3 である半導体
基板であって、該半導体基板の表面から2/3の厚み以
下の範囲に、1017〜1018個/cm3 の濃度の炭素を
含有していることを特徴としている(2)。
The semiconductor substrate according to the present invention is a semiconductor substrate having an oxygen concentration of 15 × 10 17 to 20 × 10 17 pieces / cm 3 and has a thickness of 2/3 or less from the surface of the semiconductor substrate. In addition, it is characterized by containing carbon at a concentration of 10 17 to 10 18 carbons / cm 3 (2).

【0016】[0016]

【作用】酸素濃度が(5〜15)×1017個/cm3
ある半導体基板にイオン注入法等によりC(炭素)が注
入されると、下記の数1に示すように前記CはSi位置
に置換され、自由体積 3/2VとSiCとが形成される。
When C (carbon) is implanted into a semiconductor substrate having an oxygen concentration of (5 to 15) × 10 17 pieces / cm 3 by an ion implantation method or the like, the C is changed to Si as shown in the following formula 1. It is displaced in position to form free volume 3 / 2V and SiC.

【0017】[0017]

【数1】 [Equation 1]

【0018】また前記自由体積 3/2Vが存在する場合、
下記の数2に示すように前記半導体基板中の酸素はSi
と反応し、酸素析出物(例えばSiO2 )と格子間Si
(I)とが形成される。
When the free volume 3 / 2V exists,
As shown in Equation 2 below, oxygen in the semiconductor substrate is Si
Reacts with oxygen precipitates (eg SiO 2 ) and interstitial Si
(I) and are formed.

【0019】[0019]

【数2】 [Equation 2]

【0020】すなわち所定濃度のCが存在すると、この
存在領域の半導体基板内にSiCが形成され、これに伴
って自由体積 3/2Vが形成され、数2に示した反応が右
方向に進行し、酸素濃度が(5〜15)×1017個/c
3 の場合でも酸素析出物が形成されることとなる。す
るとこの周囲に歪みが生じ易くなり、この歪みが生じる
と微小欠陥が発生し、この結果、前記半導体基板のC含
有領域にIG層が形成されることとなる。
That is, when a predetermined concentration of C is present, SiC is formed in the semiconductor substrate in this existing region, a free volume of 3/2 V is formed accordingly, and the reaction shown in the equation 2 proceeds to the right. , Oxygen concentration is (5-15) x 10 17 pieces / c
Even in the case of m 3 , oxygen precipitates will be formed. Then, strain is likely to be generated around this, and when this strain is generated, micro defects are generated, and as a result, the IG layer is formed in the C-containing region of the semiconductor substrate.

【0021】C濃度が1017個/cm3 未満では自由体
積3/2 Vの形成量が少ないため、前記酸素析出物はほと
んど形成されぬ一方、C濃度が1018個/cm3 を超え
ると、Cは格子間位置にも存在して拡散し易くなり、こ
の結果、前記半導体基板の表面近傍にまで前記酸素析出
物や前記微小欠陥が形成されるおそれが出てくる。
When the C concentration is less than 10 17 pieces / cm 3 , the amount of free volume 3/2 V formed is small, so that the oxygen precipitates are hardly formed, while when the C concentration exceeds 10 18 pieces / cm 3. , C are also present in interstitial positions and easily diffuse, and as a result, the oxygen precipitates and the minute defects may be formed even near the surface of the semiconductor substrate.

【0022】また、酸素濃度が(15〜20)×1017
個/cm3 である半導体基板は含有酸素濃度が高いた
め、インゴット引き上げ時点ですでに酸素析出物が生成
している。この場合においても前記半導体基板に所定濃
度のCが注入されると、上記の数1に示すようにこの存
在領域内にSiCが形成され、これに伴って自由体積 3
/2Vが形成されることとなる。すると、この自由体積 3
/2Vにより前記酸素析出物の周囲に生じる歪みが緩和さ
れ、転位や積層欠陥の発生が防止され、この結果、DZ
層が形成されることとなる。
The oxygen concentration is (15 to 20) × 10 17
Since the semiconductor substrate having the number of pieces / cm 3 has a high oxygen content, oxygen precipitates have already been formed at the time of pulling up the ingot. Also in this case, when C having a predetermined concentration is injected into the semiconductor substrate, SiC is formed in the existing region as shown in the above-mentioned equation 1, and accordingly, the free volume 3
/ 2V will be formed. Then this free volume 3
/ 2V relaxes the strain generated around the oxygen precipitates and prevents the generation of dislocations and stacking faults. As a result, DZ
A layer will be formed.

【0023】上記構成の半導体基板(1)によれば、酸
素濃度が5×1017〜15×1017個/cm3 である半
導体基板であって、該半導体基板の裏面から2/3の厚
み以下の範囲に、1017〜1018個/cm3 の濃度のC
を含有されており、酸素濃度が少ないため、窒素雰囲気
中1100〜1200℃で4時間程度の高温(酸素外方
拡散)熱処理を施すことなく、表面から前記半導体基板
の厚みの約1/3以上までの領域にDZ層を形成し得る
こととなり、この結果、ピットの発生や酸化膜の耐圧不
良を防止し得ることとなる。一方、所定濃度のC含有領
域には自由体積3/2Vが形成され、少ない酸素濃度でも
酸素析出反応を進行させ得ることとなる。このためLS
I製造時に行われる酸素雰囲気中約1000℃で16時
間程度の表面酸化処理の際、同時に裏面から前記半導体
基板の厚みの2/3以下までの領域に酸素析出物を形成
し得ることとなり、微小欠陥を発生させてIG層を形成
し得ることとなる。したがって、重金属により前記半導
体基板が汚染された場合でも前記重金属を前記IG層に
吸着させて積層欠陥の発生を防止し得ることとなり、こ
の結果、前記積層欠陥の発生に伴うリーク電流の増大防
止を図り得ることとなる。
According to the semiconductor substrate (1) having the above structure, the semiconductor substrate has an oxygen concentration of 5 × 10 17 to 15 × 10 17 pieces / cm 3 , and the thickness is 2/3 from the back surface of the semiconductor substrate. Within the following range, C with a concentration of 10 17 to 10 18 pieces / cm 3
And the oxygen concentration is low, about 1/3 or more of the thickness of the semiconductor substrate from the surface can be obtained without performing high temperature (oxygen outward diffusion) heat treatment at 1100 to 1200 ° C. for about 4 hours in a nitrogen atmosphere. Thus, the DZ layer can be formed in the regions up to, and as a result, the occurrence of pits and the withstand voltage failure of the oxide film can be prevented. On the other hand, a free volume of 3 / 2V is formed in the C-containing region of a predetermined concentration, and the oxygen precipitation reaction can be advanced even with a low oxygen concentration. Therefore LS
I At the time of the surface oxidation treatment at about 1000 ° C. for about 16 hours in the oxygen atmosphere during manufacturing, oxygen precipitates can be simultaneously formed in the region from the back surface to ⅔ or less of the thickness of the semiconductor substrate. A defect can be generated to form the IG layer. Therefore, even when the semiconductor substrate is contaminated by heavy metal, the heavy metal can be adsorbed to the IG layer to prevent the occurrence of stacking faults, and as a result, increase in leakage current due to the occurrence of stacking faults can be prevented. It can be planned.

【0024】また上記構成の半導体基板(2)によれ
ば、酸素濃度が15×1017〜20×1017個/cm3
であり、含有酸素濃度が高く、インゴット引き上げ時点
ですでに酸素析出物が生成している。このような状態下
で表面から所定濃度のCが注入されると、C存在領域内
に自由体積 3/2Vが形成されるため、前記酸素析出物の
周囲に生じる歪みが前記自由体積 3/2Vにより確実に緩
和されることとなる。したがって高温の熱処理を施すこ
となく、転位や積層欠陥の発生を防止し、DZ層を形成
し得ることとなり、この結果、ピットの発生や酸化膜の
耐圧不良の発生を防止し得ることとなる。
According to the semiconductor substrate (2) having the above structure, the oxygen concentration is 15 × 10 17 to 20 × 10 17 pieces / cm 3.
The oxygen content is high, and oxygen precipitates have already been formed at the time of pulling up the ingot. When a predetermined concentration of C is injected from the surface under such a condition, a free volume of 3 / 2V is formed in the C existing region, so that the strain generated around the oxygen precipitates is reduced to the free volume of 3 / 2V. Will certainly be alleviated. Therefore, the occurrence of dislocations and stacking faults can be prevented and the DZ layer can be formed without performing high-temperature heat treatment, and as a result, the occurrence of pits and the withstand voltage defect of the oxide film can be prevented.

【0025】[0025]

【実施例及び比較例】以下、本発明に係る半導体基板の
実施例を図面に基づいて説明する。図1は本発明に係る
半導体基板の実施例(1)を模式的に示した断面図であ
り、図中10は10×1017個/cm3 の酸素濃度を有
する半導体基板を示している。半導体基板10の厚みt
は約640μmであり、半導体基板10の裏面10bか
ら300μm(約1/2 t)までの全領域10cには、イ
オン注入法により注入されたCを1×1017個/cm3
(分母は注入領域の単位体積)の濃度で含有している。
このものを製造する場合、窒素雰囲気中1100〜12
00℃、4時間程度の熱処理及び窒素雰囲気中約700
℃、4時間程度の熱処理は施さない。
EXAMPLES AND COMPARATIVE EXAMPLES Examples of semiconductor substrates according to the present invention will be described below with reference to the drawings. Figure 1 is a sectional view schematically showing an embodiment of a semiconductor substrate (1) according to the present invention, reference numeral 10 denotes a semiconductor substrate having an oxygen concentration of 10 × 10 17 atoms / cm 3. Thickness t of semiconductor substrate 10
Is about 640 μm, and 1 × 10 17 C / cm 3 implanted by the ion implantation method is applied to the entire region 10c from the back surface 10b of the semiconductor substrate 10 to 300 μm (about 1/2 t).
It is contained at a concentration of (denominator is a unit volume of the injection region).
When manufacturing this product, 1100 to 12 in a nitrogen atmosphere
Heat treatment at 00 ° C for about 4 hours and about 700 in nitrogen atmosphere
No heat treatment is performed at 4 ° C. for about 4 hours.

【0026】このように構成された実施例(1)の半導
体基板10を用い、LSI製造時に実施される約100
0℃で16時間程度の熱処理を施した後、厚み方向の酸
素析出量を測定した。なお酸素析出量は、FTIR(フ
ーリエ変換型赤外吸収法)により前記熱処理前後の格子
間酸素濃度をそれぞれ測定し、熱処理前の値から熱処理
後の値を差し引いて求めた。また比較例としてCを含有
していない従来の酸素濃度が10×1017個/cm3
ある半導体基板を用い、実施例(1)のものと同様、約
1000℃で16時間程度の熱処理を施した後における
厚み方向の酸素析出量を測定した。測定結果を図2、図
3に示す。
Using the semiconductor substrate 10 of the embodiment (1) having the above-mentioned structure, about 100 semiconductor chips are manufactured at the time of manufacturing an LSI.
After heat treatment at 0 ° C. for about 16 hours, the amount of oxygen precipitation in the thickness direction was measured. The oxygen precipitation amount was obtained by measuring the interstitial oxygen concentration before and after the heat treatment by FTIR (Fourier transform infrared absorption method) and subtracting the value after the heat treatment from the value before the heat treatment. Further, as a comparative example, a conventional semiconductor substrate containing no C and having an oxygen concentration of 10 × 10 17 pieces / cm 3 was used, and heat treatment was performed at about 1000 ° C. for about 16 hours as in Example (1). The amount of oxygen precipitation in the thickness direction after the application was measured. The measurement results are shown in FIGS.

【0027】これらの測定結果から明らかなように、C
を含有していない比較例のものの場合、酸素析出量は全
厚み方向にわたって約0.5×1017個/cm3 と少な
かった(図3)。一方、実施例(1)のものの場合、表
面10aから約300μmまでにおける酸素析出量は約
0.5×1017個/cm3 と少なく、また約300μm
から裏面10bまでにおいては約6.5×1017個/c
3 と急増していた(図2)。
As is clear from these measurement results, C
In the case of the comparative example containing no oxygen, the oxygen precipitation amount was as small as about 0.5 × 10 17 pieces / cm 3 in the entire thickness direction (FIG. 3). On the other hand, in the case of the example (1), the amount of oxygen precipitation from the surface 10a to about 300 μm is as small as about 0.5 × 10 17 pieces / cm 3 and is about 300 μm.
From the back to the back surface 10b, about 6.5 × 10 17 pieces / c
It was rapidly increasing to m 3 (Fig. 2).

【0028】次に、実施例(1)に係る半導体基板10
を用い、この表面10aからFeを窒素雰囲気中約90
0℃で20分間拡散させ、さらに酸素雰囲気中約110
0℃で16時間程度の酸化処理を施した後、表面10a
の積層欠陥密度を測定した。なお、積層欠陥密度は半導
体基板の表面10aに選択エッチング処理を施し、光学
顕微鏡を用いた観察方法により求めた。また比較例とし
てCを含有していない従来の酸素濃度が(5〜15)×
1017個/cm3 である半導体基板を用い、実施例
(1)のものと同様、Feを拡散させて酸化処理を施し
た後における表面の積層欠陥密度を測定した。測定結果
を図4に示す。
Next, the semiconductor substrate 10 according to the embodiment (1).
And Fe from the surface 10a in a nitrogen atmosphere at about 90
Diffuse for 20 minutes at 0 ° C, and then about 110 in oxygen atmosphere.
The surface 10a after being subjected to an oxidation treatment at 0 ° C. for about 16 hours
The stacking fault density of was measured. The stacking fault density was determined by an observation method using an optical microscope after subjecting the surface 10a of the semiconductor substrate to selective etching. As a comparative example, the conventional oxygen concentration not containing C is (5 to 15) ×
Using a semiconductor substrate of 10 17 pieces / cm 3 , the stacking fault density on the surface after Fe was diffused and subjected to an oxidation treatment was measured in the same manner as in Example (1). The measurement results are shown in FIG.

【0029】図4から明らかなように、Cを含有してい
ない比較例のものの場合、積層欠陥密度は略500個/
cm2 と多かったが、他方、実施例(1)のものの場合
は極めて少なかった。
As is apparent from FIG. 4, in the case of the comparative example not containing C, the stacking fault density is about 500 /
cm 2 was large, but on the other hand, in the case of Example (1), it was extremely small.

【0030】これらの結果から明らかなように、実施例
(1)に係る半導体基板10では、酸素含有量が少ない
ため、窒素雰囲気中1100〜1200℃で4時間程度
の高温(酸素外方拡散)熱処理を施すことなく、表面1
0aから半導体基板10の厚みtの約1/2までの領域
にDZ層を形成することができ、この結果、ピットの発
生や酸化膜の耐圧不良の発生を防止することができる。
一方、所定濃度のC含有領域に自由体積 3/2Vを形成す
ることができ、酸素濃度が低い10×1017個/cm3
の場合でも酸素析出反応を進行させることができる。こ
のためLSI製造時に行われる約1000℃で16時間
程度の熱処理の際、同時に裏面10bから半導体基板1
0の厚みtの略1/2までの領域に酸素析出物を形成す
ることができ、微小欠陥を発生させてIG層を形成する
ことができる。したがって、Fe等により半導体基板1
0が汚染された場合でもFe等をこのIG層に吸着させ
ることができ、積層欠陥の発生を防止することができ、
この結果、積層欠陥の発生に伴うリーク電流の増大を防
止することができる。
As is clear from these results, in the semiconductor substrate 10 according to the embodiment (1), since the oxygen content is small, a high temperature (oxygen outward diffusion) at 1100 to 1200 ° C. for about 4 hours in a nitrogen atmosphere. Surface 1 without heat treatment
The DZ layer can be formed in the region from 0a to about 1/2 of the thickness t of the semiconductor substrate 10, and as a result, it is possible to prevent the occurrence of pits and the breakdown voltage failure of the oxide film.
On the other hand, a free volume of 3/2 V can be formed in a C-containing region of a predetermined concentration, and the oxygen concentration is low, 10 × 10 17 pieces / cm 3
In this case also, the oxygen precipitation reaction can proceed. Therefore, at the time of heat treatment at about 1000 ° C. for about 16 hours, which is performed at the time of manufacturing the LSI, the semiconductor substrate 1 is simultaneously removed from the back surface 10b.
Oxygen precipitates can be formed in a region up to about 1/2 of the thickness t of 0, and micro defects can be generated to form the IG layer. Therefore, the semiconductor substrate 1 is made of Fe or the like.
Even when 0 is contaminated, Fe or the like can be adsorbed to the IG layer, and stacking faults can be prevented from occurring.
As a result, it is possible to prevent an increase in leak current due to the occurrence of stacking faults.

【0031】なお、実施例(1)では酸素濃度が10×
1017個/cm3 である半導体基板10の場合について
説明したが、別の実施例では酸素濃度が5〜9×1017
個/cm3 、11〜15×1017個/cm3 である半導
体基板の場合でも、実施例(1)の場合と略同様の効果
を得ることが可能である。
In Example (1), the oxygen concentration was 10 ×.
The case of the semiconductor substrate 10 having 10 17 pieces / cm 3 has been described, but in another embodiment, the oxygen concentration is 5 to 9 × 10 17.
Even in the case of the semiconductor substrate having the number of pieces / cm 3 , 11 to 15 × 10 17 pieces / cm 3 , it is possible to obtain substantially the same effect as in the case of the embodiment (1).

【0032】また、実施例(1)ではC濃度が1×10
17個/cm3 であるものについて説明したが、別の実施
例ではCを2×1017個/cm3 〜10×1017個/c
3含有しているものでも、実施例(1)のものと略同
様の効果を得ることが可能である。
In the embodiment (1), the C concentration is 1 × 10.
Although 17 pieces / cm 3 has been described, in another embodiment, C is 2 × 10 17 pieces / cm 3 to 10 × 10 17 pieces / c.
Even if it contains m 3, it is possible to obtain substantially the same effect as that of the embodiment (1).

【0033】また、実施例(1)では半導体基板10の
裏面10bから約1/2 tまでの全領域10cにCを含有
したものについて説明したが、別の実施例では図5
(a)に示した裏面11bから約2/3 tまでの全領域1
1cにCを含有した半導体基板11でも、実施例(1)
のものと略同様の効果を得ることが可能である。また、
図5(b)に示した裏面12bから約2/3 tまでの範囲
の間12cにCを含有した半導体基板12、あるいは図
5(c)に示した約2/3 tの近傍領域13cにCを含有
した半導体基板13、あるいは図5(d)に示した裏面
14bの近傍領域14cにCを含有した半導体基板14
でも、実施例(1)のものと略同様の効果を得ることが
可能である。
In the embodiment (1), the case where C is contained in the entire region 10c from the back surface 10b of the semiconductor substrate 10 to about 1/2 t has been described, but in another embodiment, as shown in FIG.
Whole area 1 from back surface 11b to about 2 / 3t shown in (a)
Even in the semiconductor substrate 11 containing C in 1c, the embodiment (1)
It is possible to obtain an effect similar to that of Also,
In the semiconductor substrate 12 containing C in the area 12c from the back surface 12b shown in FIG. 5 (b) to about 2/3 t, or in the vicinity area 13c of about 2/3 t shown in FIG. 5 (c). The semiconductor substrate 13 containing C, or the semiconductor substrate 14 containing C in the region 14c near the back surface 14b shown in FIG. 5D.
However, it is possible to obtain substantially the same effect as that of the embodiment (1).

【0034】図6は本発明に係る半導体基板の実施例
(2)を模式的に示した断面図であり、図中20は酸素
濃度が20×1017個/cm3 である半導体基板を示し
ている。半導体基板20は厚みtが略640μmであ
り、半導体基板20の表面20aから300μm(約1/
2 t)までの全領域20cには、イオン注入法により注
入されたCを1×1017個/cm3 (分母は注入領域の
単位体積)の濃度で含有している。このものを製造する
場合、窒素雰囲気中1100〜1200℃、4時間程度
の熱処理及び窒素雰囲気中約700℃、4時間程度の熱
処理は施さない。
FIG. 6 is a sectional view schematically showing an embodiment (2) of the semiconductor substrate according to the present invention, in which 20 shows a semiconductor substrate having an oxygen concentration of 20 × 10 17 pieces / cm 3. ing. The semiconductor substrate 20 has a thickness t of about 640 μm, and is 300 μm (about 1/100 μm from the surface 20a of the semiconductor substrate 20).
All regions 20c up to 2 t) contain C implanted by the ion implantation method at a concentration of 1 × 10 17 C / cm 3 (denominator is a unit volume of the implanted region). When this product is manufactured, heat treatment at 1100 to 1200 ° C. for about 4 hours in a nitrogen atmosphere and heat treatment at about 700 ° C. for about 4 hours in a nitrogen atmosphere are not performed.

【0035】このように構成された実施例(2)の半導
体基板20を用い、LSI製造時に実施される約100
0℃で16時間程度の熱処理を施した後、光学顕微鏡に
より表面20aのピット発生状況を観察した。なお比較
例(1)としてCを含有していない酸素濃度が10×1
17個/cm3 である従来の半導体基板に関し、窒素雰
囲気中1100〜1200℃、4時間程度の熱処理、窒
素雰囲気中約700℃、4時間程度の熱処理及び約10
00℃で16時間程度の熱処理を施したものを用いた。
観察結果を図7、図8に示す。
Using the semiconductor substrate 20 of the embodiment (2) having the above-mentioned structure, about 100 semiconductor devices are manufactured.
After heat treatment at 0 ° C. for about 16 hours, the pit generation state on the surface 20a was observed by an optical microscope. In Comparative Example (1), the oxygen concentration not containing C was 10 × 1.
For a conventional semiconductor substrate of 0 17 pieces / cm 3 , heat treatment at 1100 to 1200 ° C. for about 4 hours in a nitrogen atmosphere, heat treatment at about 700 ° C. for about 4 hours in a nitrogen atmosphere, and about 10
The thing which heat-processed at 00 degreeC for about 16 hours was used.
The observation results are shown in FIGS. 7 and 8.

【0036】これらの観察結果から明らかなように、C
を含有していない比較例のものの場合、ピットが高密度
に発生していたが(図8)、他方、実施例(2)のもの
の場合、ピットはまったく生じていなかった(図7)。
As is clear from these observation results, C
In the case of the comparative example which did not contain Pd, pits were generated at high density (FIG. 8), while in the case of Example (2), no pits were generated at all (FIG. 7).

【0037】次に、上記熱処理が施された半導体基板2
0を用い、表面20aから約1/2 tまで、及び約1/2 t
から裏面20bまでの範囲に存在する酸素析出物をTE
Mで観察した。観察結果を図9(a)(b)に示す。
Next, the semiconductor substrate 2 which has been subjected to the above heat treatment
0 from the surface 20a to about 1/2 t, and about 1/2 t
To the back surface 20b, the oxygen precipitates existing in the range from TE to TE
Observed at M. The observation results are shown in FIGS.

【0038】これらの観察結果から明らかなように、C
を含有した表面20aから約1/2 tまでの範囲では、酸
素析出物は生成していてもこの周囲に歪み、転位等の発
生がなく(a)、他方、約1/2 tから裏面20bまでの
範囲に生成した酸素析出物の周囲には転位が発生してい
た(b)。
As is clear from these observation results, C
In the range from the front surface 20a containing about 20 to about 1/2 t, even if oxygen precipitates are formed, distortion and dislocation are not generated around this (a), while from about 1/2 t to the back surface 20b. Dislocations were generated around the oxygen precipitates formed in the range up to (b).

【0039】さらに、半導体基板20を用い、表面20
aからFeを窒素雰囲気中約900℃で20分間拡散さ
せ、さらに酸素雰囲気中約1100℃で16時間程度の
酸化処理を施した後、表面20aの積層欠陥密度を測定
した。なお比較例として上記した比較例(1)のもの
と、酸素濃度が20×1017個/cm3 でCを含有して
いない従来の半導体基板に関し、実施例(2)のものと
同様、Feを拡散させて酸化処理を施した比較例(2)
のものとを用いた。測定結果を図10に示す。
Further, using the semiconductor substrate 20, the surface 20
After a to Fe were diffused in a nitrogen atmosphere at about 900 ° C. for 20 minutes and further subjected to an oxidation treatment at about 1100 ° C. for about 16 hours in an oxygen atmosphere, the stacking fault density of the surface 20a was measured. In addition, regarding the comparative example (1) described above as a comparative example and the conventional semiconductor substrate having an oxygen concentration of 20 × 10 17 pieces / cm 3 and not containing C, as in the case of the example (2), Fe Comparative example (2) in which oxidization treatment was performed by diffusing
And the one used. The measurement result is shown in FIG.

【0040】図10から明らかなように、比較例(2)
のものではDZ層が形成されず、積層欠陥密度は約20
00個/cm2 と多かったが、DZ層が形成された比較
例(1)のものと略同様、実施例(2)のものでは積層
欠陥密度が約7個/cm2 程度と少なかった。
As is apparent from FIG. 10, Comparative Example (2)
No DZ layer is formed and the stacking fault density is about 20
Although the number was as high as 00 / cm 2 , the stacking fault density was as low as about 7 / cm 2 in Example (2), which is substantially the same as in Comparative Example (1) in which the DZ layer was formed.

【0041】これらの結果から明らかなように、含有酸
素濃度が高く、インゴット引き上げ時点ですでに酸素析
出物が生成していても、このような酸素析出状態下で表
面20aから所定濃度のCが注入されていれば、C存在
領域内に自由体積 3/2Vが形成されるため、前記酸素析
出物の周囲に生じる歪みを自由体積 3/2Vにより緩和さ
せることができる。したがって高温の熱処理を施すこと
なく転位や積層欠陥の発生を防止してDZ層を形成する
ことができ、この結果、ピットの発生や酸化膜の耐圧不
良の発生を防止することができる。
As is clear from these results, even if the oxygen content is high and oxygen precipitates have already been formed at the time of pulling up the ingot, C of a predetermined concentration is generated from the surface 20a under such an oxygen precipitation state. If implanted, a free volume of 3 / 2V is formed in the C-existing region, so the strain generated around the oxygen precipitates can be relaxed by the free volume of 3 / 2V. Therefore, it is possible to prevent dislocations and stacking faults from occurring without forming a high temperature heat treatment to form the DZ layer, and as a result, it is possible to prevent pits and oxide film breakdown voltage defects.

【0042】なお、実施例(2)では酸素濃度が20×
1017個/cm3 である半導体基板20の場合について
説明したが、別の実施例では酸素濃度が15〜19×1
17個/cm3 である半導体基板の場合でも、実施例
(2)の場合と略同様の効果を得ることが可能である。
In Example (2), the oxygen concentration was 20 ×.
The case of the semiconductor substrate 20 of 10 17 pieces / cm 3 has been described, but in another embodiment, the oxygen concentration is 15 to 19 × 1.
Even in the case of a semiconductor substrate of 0 17 pieces / cm 3 , it is possible to obtain substantially the same effect as in the case of the embodiment (2).

【0043】また、実施例(2)ではC濃度を1×10
17個/cm3 含有しているものについて説明したが、別
の実施例ではC濃度を2×1017個/cm3 〜10×1
17個/cm3 含有しているものでも、実施例(2)の
ものと略同様の効果を得ることが可能である。
In the embodiment (2), the C concentration is 1 × 10.
Although the content of 17 pieces / cm 3 is described, in another embodiment, the C concentration is 2 × 10 17 pieces / cm 3 to 10 × 1.
0 also those 17 / cm 3 containing, it is possible to obtain substantially the same effect as that of Example (2).

【0044】また、実施例(2)では半導体基板20の
表面20aから約1/2 tまでの全領域20cにCを含有
したものについて説明したが、別の実施例では図11
(a)に示した表面21aから約2/3 tまでの全領域2
1cにCを含有した半導体基板11、あるいは図11
(b)に示した表面22aの近傍領域22cにCを含有
した半導体基板22でも、実施例(1)のものと略同様
の効果を得ることが可能である。
In the second embodiment, the case where C is contained in the entire region 20c from the surface 20a of the semiconductor substrate 20 to about 1/2 t has been described, but in another embodiment, as shown in FIG.
The entire area 2 from the surface 21a shown in (a) to about 2/3 t
The semiconductor substrate 11 containing C in 1c, or FIG.
Even in the semiconductor substrate 22 containing C in the region 22c near the surface 22a shown in (b), it is possible to obtain substantially the same effect as that of the embodiment (1).

【0045】[0045]

【発明の効果】以上詳述したように本発明に係る半導体
基板(1)にあっては、酸素濃度が低いため、窒素雰囲
気中1100〜1200℃で4時間程度の高温(酸素外
方拡散)熱処理を施すことなく、表面から前記半導体基
板の厚みの略1/3以上までの領域にDZ層を形成する
ことができ、この結果、ピットの発生や酸化膜の耐圧不
良の発生を防止することができる。一方、所定濃度のC
含有領域には自由体積 3/2Vが形成され、低い酸素濃度
でも酸素析出反応を進行させることができる。このため
LSI製造時に行われる酸素雰囲気中約1000℃で1
6時間程度の表面酸化処理の際、同時に裏面から前記半
導体基板の厚みの2/3以下までの領域に酸素析出物を
形成することができ、微小欠陥を発生させてIG層を形
成することができる。したがって、重金属により前記半
導体基板が汚染された場合でも前記重金属を前記IG層
に吸着させて積層欠陥の発生を防止することができ、こ
の結果、前記積層欠陥に伴うリーク電流の増大を防止す
ることができる。
As described above in detail, in the semiconductor substrate (1) according to the present invention, since the oxygen concentration is low, a high temperature (oxygen outward diffusion) at 1100 to 1200 ° C. for about 4 hours in a nitrogen atmosphere. The DZ layer can be formed in a region from the surface to approximately 1/3 or more of the thickness of the semiconductor substrate without heat treatment, and as a result, pits and oxide film withstand voltage defects can be prevented. You can On the other hand, a predetermined concentration of C
A free volume of 3 / 2V is formed in the containing region, and the oxygen precipitation reaction can proceed even at a low oxygen concentration. For this reason, 1 at 1000 ° C in an oxygen atmosphere, which is used during LSI manufacturing.
At the time of surface oxidation treatment for about 6 hours, oxygen precipitates can be simultaneously formed from the back surface to a region up to ⅔ of the thickness of the semiconductor substrate, and micro defects can be generated to form the IG layer. it can. Therefore, even when the semiconductor substrate is contaminated with heavy metal, the heavy metal can be adsorbed to the IG layer to prevent the occurrence of stacking faults, and as a result, to prevent an increase in leakage current due to the stacking faults. You can

【0046】また本発明に係る半導体基板(2)にあっ
ては、含有酸素濃度が高く、インゴット引き上げ時点で
すでに酸素析出物が生成していても、このような状態下
で表面から所定濃度のCが注入されていれば、C存在領
域内に自由体積 3/2Vが形成され、前記酸素析出物の周
囲に生じる歪みを前記自由体積 3/2Vにより確実に緩和
させることができる。したがって高温の熱処理を施すこ
となく、転位や積層欠陥の発生を防止し、DZ層を形成
することができ、この結果、ピットの発生や酸化膜の耐
圧不良の発生を防止することができる。
Further, in the semiconductor substrate (2) according to the present invention, even if the oxygen content is high and oxygen precipitates are already formed at the time of pulling up the ingot, under such a condition the predetermined concentration from the surface is reached. If C is injected, a free volume of 3 / 2V is formed in the C-existing region, and the strain generated around the oxygen precipitates can be reliably relaxed by the free volume of 3 / 2V. Therefore, the occurrence of dislocations and stacking faults can be prevented and the DZ layer can be formed without performing high-temperature heat treatment, and as a result, pits and oxide film withstand voltage defects can be prevented.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明に係る半導体基板の実施例(1)を模式
的に示した断面図である。
FIG. 1 is a sectional view schematically showing an embodiment (1) of a semiconductor substrate according to the present invention.

【図2】実施例(1)の半導体基板に関し、約1000
℃で16時間程度の熱処理を施した後における厚み方向
の酸素析出量の測定結果を示した曲線図である。
FIG. 2 is about 1000 for the semiconductor substrate of Example (1).
It is a curve figure showing the measurement result of the amount of oxygen precipitation of the thickness direction after heat-processing for about 16 hours at ° C.

【図3】比較例の半導体基板に関し、約1000℃で1
6時間程度の熱処理を施した後における厚み方向の酸素
析出量の測定結果を示した曲線図である。
FIG. 3 relates to a semiconductor substrate of a comparative example, and 1 at about 1000 ° C.
It is a curve figure showing the measurement result of the amount of oxygen precipitation of the thickness direction after heat-processing for about 6 hours.

【図4】実施例(1)と比較例の半導体基板に関し、こ
れらの表面からFeを拡散させ、さらに酸素雰囲気中約
1000℃で16時間程度の酸化処理を施した後におけ
る積層欠陥密度の測定結果を示したグラフである。
FIG. 4 relates to the semiconductor substrates of Example (1) and Comparative Example, and measures the stacking fault density after Fe is diffused from the surface of the semiconductor substrate and further subjected to an oxidation treatment in an oxygen atmosphere at about 1000 ° C. for about 16 hours. It is the graph which showed the result.

【図5】別の実施例の半導体基板を模式的に示した断面
図であり、(a)は裏面から約2/3 tまでの全領域にC
を含有したもの、(b)は裏面から約2/3 tまでの範囲
の間にCを含有したもの、(c)は約2/3 t近傍領域に
Cを含有したもの、(d)は裏面の近傍領域にCを含有
したものを示している。
FIG. 5 is a cross-sectional view schematically showing a semiconductor substrate of another embodiment, in which (a) shows C over the entire area from the back surface to about 2/3 t.
Containing C, (b) containing C in the range from the back surface to about 2/3 t, (c) containing C in the region around 2/3 t, (d) The figure shows that the area near the back surface contains C.

【図6】本発明に係る半導体基板の実施例(2)を模式
的に示した断面図である。
FIG. 6 is a sectional view schematically showing an embodiment (2) of the semiconductor substrate according to the present invention.

【図7】実施例(2)の半導体基板に関し、約1000
℃で16時間程度の熱処理を施した後に光学顕微鏡でピ
ットを観察した場合の図である。
FIG. 7 is about 1000 for the semiconductor substrate of Example (2).
It is a figure at the time of observing a pit with an optical microscope after heat-processing at about 16 hours for about 16 hours.

【図8】比較例の半導体基板に関し、窒素雰囲気中11
00〜1200℃における4時間程度の熱処理、窒素雰
囲気中約700℃における4時間程度の熱処理及び約1
000℃で16時間程度の熱処理を施した後に光学顕微
鏡でピットを観察した場合の図である。
FIG. 8 shows a semiconductor substrate of Comparative Example 11 in a nitrogen atmosphere.
Heat treatment for about 4 hours at 00 to 1200 ° C., heat treatment for about 4 hours at about 700 ° C. in a nitrogen atmosphere, and about 1
It is a figure when pits are observed with an optical microscope after heat-processing for about 16 hours at 000 ° C.

【図9】実施例(2)の半導体基板に関し、約1000
℃で16時間程度の熱処理を施した後、TEMで観察し
た場合の図であり、(a)は表面から厚みの約1/2ま
での範囲に存在する酸素析出物、(b)は厚みの約1/
2から裏面までの範囲に存在する酸素析出物を示してい
る。
FIG. 9 is about 1000 for the semiconductor substrate of Example (2).
It is a figure at the time of observing with TEM after heat-processing about 16 hours at (degreeC), (a) is an oxygen precipitate which exists in the range from a surface to about 1/2 of thickness, (b) is a thickness. About 1 /
2 shows oxygen precipitates existing in the range from 2 to the back surface.

【図10】実施例(1)、比較例(1)及び比較例
(2)の半導体基板に関し、積層欠陥密度の測定結果を
示したグラフである。
FIG. 10 is a graph showing the measurement results of stacking fault density for the semiconductor substrates of Example (1), Comparative example (1) and Comparative example (2).

【図11】別の実施例の半導体基板を模式的に示した断
面図であり、(a)は表面から約2/3 tまでの全領域に
Cを含有したもの、(b)表面の近傍領域にCを含有し
たものを示している。
FIG. 11 is a cross-sectional view schematically showing a semiconductor substrate of another example, (a) containing C in the entire region from the surface to about 2/3 t, (b) near the surface A region containing C is shown.

【符号の説明】[Explanation of symbols]

10 半導体基板 10b 裏面 10c C含有領域 10 semiconductor substrate 10b back surface 10c C-containing region

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 酸素濃度が5×1017〜15×1017
/cm3 である半導体基板であって、該半導体基板の裏
面から2/3の厚み以下の範囲に、1017〜1018個/
cm3 の濃度の炭素を含有していることを特徴とする半
導体基板。
1. A oxygen concentration 5 × 10 17 to 15 a semiconductor substrate is a × 10 17 atoms / cm 3, in the range thickness of 2/3 from the back surface of the semiconductor substrate, 1017 18 Individual/
A semiconductor substrate containing carbon at a concentration of cm 3 .
【請求項2】 酸素濃度が15×1017〜20×1017
個/cm3 である半導体基板であって、該半導体基板の
表面から2/3の厚み以下の範囲に、1017〜1018
/cm3 の濃度の炭素を含有していることを特徴とする
半導体基板。
2. An oxygen concentration of 15 × 10 17 to 20 × 10 17
A semiconductor substrate is a number / cm 3, and characterized in that the range of less than or equal to the thickness of 2/3 from the surface of the semiconductor substrate and contains carbon at a concentration of 1017 18 / cm 3 Semiconductor substrate.
JP13680594A 1994-06-20 1994-06-20 Semiconductor substrate Pending JPH088263A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13680594A JPH088263A (en) 1994-06-20 1994-06-20 Semiconductor substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13680594A JPH088263A (en) 1994-06-20 1994-06-20 Semiconductor substrate

Publications (1)

Publication Number Publication Date
JPH088263A true JPH088263A (en) 1996-01-12

Family

ID=15183931

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13680594A Pending JPH088263A (en) 1994-06-20 1994-06-20 Semiconductor substrate

Country Status (1)

Country Link
JP (1) JPH088263A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1050715A (en) * 1996-07-29 1998-02-20 Sumitomo Sitix Corp Silicon wafer and its manufacturing method
KR100351532B1 (en) * 1996-07-29 2002-09-11 스미토모 긴조쿠 고교 가부시키가이샤 Silicon epitaxial wafer and method for manufacturing the same
US7972928B2 (en) 2005-06-03 2011-07-05 Toyota Jidosha Kabushiki Kaisha Insulated gate-type semiconductor device and manufacturing method thereof
JP2012138592A (en) * 2007-02-26 2012-07-19 Infineon Technologies Austria Ag Semiconductor material wafer, semiconductor element and integrated circuit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1050715A (en) * 1996-07-29 1998-02-20 Sumitomo Sitix Corp Silicon wafer and its manufacturing method
KR100351532B1 (en) * 1996-07-29 2002-09-11 스미토모 긴조쿠 고교 가부시키가이샤 Silicon epitaxial wafer and method for manufacturing the same
US7972928B2 (en) 2005-06-03 2011-07-05 Toyota Jidosha Kabushiki Kaisha Insulated gate-type semiconductor device and manufacturing method thereof
JP2012138592A (en) * 2007-02-26 2012-07-19 Infineon Technologies Austria Ag Semiconductor material wafer, semiconductor element and integrated circuit

Similar Documents

Publication Publication Date Title
US8231852B2 (en) Silicon wafer and method for producing the same
JPS6255697B2 (en)
KR100758088B1 (en) Heat treatment method for silicon wafer
KR19990024037A (en) Semiconductor device and manufacturing method thereof
JPH0684925A (en) Semiconductor substrate and processing method thereof
KR100319413B1 (en) Method for manufacturing semiconductor silicon epitaxial wafer and semiconductor device
JP3381816B2 (en) Semiconductor substrate manufacturing method
KR100647940B1 (en) Semiconductors with zero defects
JP3870293B2 (en) Silicon semiconductor substrate and manufacturing method thereof
JP3022044B2 (en) Method for manufacturing silicon wafer and silicon wafer
JPH10326790A (en) Method for heat-treating silicon wafer and silicon wafer
WO2002049091A1 (en) Anneal wafer manufacturing method and anneal wafer
JPH11204534A (en) Method for manufacturing silicon epitaxial wafer
JPH088263A (en) Semiconductor substrate
JP2010287885A (en) Silicon wafer and manufacturing method thereof
US5574307A (en) Semiconductor device and method of producing the same
JP4035886B2 (en) Silicon epitaxial wafer and manufacturing method thereof
KR101089994B1 (en) Silicon wafer having proximity gettering capability in low temperature process and manufacturing method thereof
JP3294723B2 (en) Silicon wafer manufacturing method and silicon wafer
JP3886576B2 (en) Silicon wafer
JPH09199507A (en) Semiconductor substrate and method of manufacturing the same
JPH09223699A (en) Silicon wafer and its manufacturing method
JPH08162461A (en) Heat treatment method for semiconductor substrate
JP7711625B2 (en) Silicon wafer heat treatment method
JP2002076005A (en) Silicon single crystal wafer