JPH09305753A5 - - Google Patents

Info

Publication number
JPH09305753A5
JPH09305753A5 JP1996328024A JP32802496A JPH09305753A5 JP H09305753 A5 JPH09305753 A5 JP H09305753A5 JP 1996328024 A JP1996328024 A JP 1996328024A JP 32802496 A JP32802496 A JP 32802496A JP H09305753 A5 JPH09305753 A5 JP H09305753A5
Authority
JP
Japan
Prior art keywords
buffer
rows
transposed
interleaving
row
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP1996328024A
Other languages
English (en)
Japanese (ja)
Other versions
JPH09305753A (ja
Filing date
Publication date
Priority claimed from US08/562,695 external-priority patent/US5819106A/en
Application filed filed Critical
Publication of JPH09305753A publication Critical patent/JPH09305753A/ja
Publication of JPH09305753A5 publication Critical patent/JPH09305753A5/ja
Ceased legal-status Critical Current

Links

JP8328024A 1995-11-27 1996-11-25 データを転置する方法 Ceased JPH09305753A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/562695 1995-11-27
US08/562,695 US5819106A (en) 1995-11-27 1995-11-27 Method of transposing data buffer by selectively merging pairs of rows, interleaving two operands of equal length yielding output twice the length of each operand

Publications (2)

Publication Number Publication Date
JPH09305753A JPH09305753A (ja) 1997-11-28
JPH09305753A5 true JPH09305753A5 (2) 2004-11-18

Family

ID=24247373

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8328024A Ceased JPH09305753A (ja) 1995-11-27 1996-11-25 データを転置する方法

Country Status (4)

Country Link
US (1) US5819106A (2)
EP (1) EP0775973B1 (2)
JP (1) JPH09305753A (2)
AU (1) AU704659B2 (2)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5819106A (en) * 1995-11-27 1998-10-06 Sun Microsystems, Inc. Method of transposing data buffer by selectively merging pairs of rows, interleaving two operands of equal length yielding output twice the length of each operand
US5953021A (en) * 1997-05-22 1999-09-14 Sun Microsystems, Inc. Microprocessor system for data channel extraction
KR100826343B1 (ko) * 2004-10-14 2008-05-02 삼성전기주식회사 트랜스 포즈 방법 및 장치

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4210961B1 (en) * 1971-10-08 1996-10-01 Syncsort Inc Sorting system
EP0201148B1 (en) * 1980-04-11 1992-12-23 Ampex Corporation Predecimation filter for image transformation system
CA1252902A (en) * 1985-10-31 1989-04-18 David R. Pruett Method for rotating a binary image
JP2661206B2 (ja) * 1988-10-31 1997-10-08 キヤノン株式会社 映像信号記録装置
US5042033A (en) * 1989-06-05 1991-08-20 Canadian Marconi Corporation RAM-implemented convolutional interleaver
US5247613A (en) * 1990-05-08 1993-09-21 Thinking Machines Corporation Massively parallel processor including transpose arrangement for serially transmitting bits of data words stored in parallel
US5590271A (en) * 1993-05-21 1996-12-31 Digital Equipment Corporation Interactive visualization environment with improved visual programming interface
US5499253A (en) * 1994-01-05 1996-03-12 Digital Equipment Corporation System and method for calculating RAID 6 check codes
US5600653A (en) * 1994-09-30 1997-02-04 Comsat Corporation Technique for improving asynchronous transfer mode operation over a communications link with bursty bit errors
US5819106A (en) * 1995-11-27 1998-10-06 Sun Microsystems, Inc. Method of transposing data buffer by selectively merging pairs of rows, interleaving two operands of equal length yielding output twice the length of each operand

Similar Documents

Publication Publication Date Title
CN110825464B (zh) 用于提供由状态机引擎接收的数据的方法及设备
JP2010521728A5 (2)
JP2010521728A (ja) データ圧縮のための回路及びこれを用いるプロセッサ
US20020152444A1 (en) Multi-cycle symbol level error correction and memory system
US4800535A (en) Interleaved memory addressing system and method using a parity signal
JPS594329A (ja) Ｐｌａを用いた論理回路
US6640296B2 (en) Data processing method and device for parallel stride access
US5671238A (en) Method and circuitry for generating r-bit parallel CRC code for an l-bit data source
US20050071151A1 (en) Compression-decompression mechanism
JPH09198862A (ja) 半導体メモリ
GB1030253A (en) Addressing data stores
JP2004280924A (ja) メモリテスト回路
WO2000070459A1 (en) Error correction circuit and method for a memory device
CN102713875A (zh) 包含组合的选择和数据对齐或数据复制的多级多路复用运算
JPH11213692A5 (2)
TWI291623B (en) System for increasing register addressing space in instruction-width limited processors
JP3965620B2 (ja) 記憶装置および記憶方法並びにデータ処理システム
JP4107043B2 (ja) 演算処理装置
JPS62151028A (ja) デ−タ変換装置
JPS60134938A (ja) レジスタフアイル読出し方式
KR100207651B1 (ko) 메모리 엑세스 장치
SU744731A1 (ru) Посто нное запоминающее устройство
JP3549113B2 (ja) ソート処理装置
JPS61198351A (ja) ダイレクト・メモリ・アクセス制御回路
JPS5840924A (ja) 符号化装置