JPH09320965A - Method for manufacturing compound semiconductor - Google Patents

Method for manufacturing compound semiconductor

Info

Publication number
JPH09320965A
JPH09320965A JP13176996A JP13176996A JPH09320965A JP H09320965 A JPH09320965 A JP H09320965A JP 13176996 A JP13176996 A JP 13176996A JP 13176996 A JP13176996 A JP 13176996A JP H09320965 A JPH09320965 A JP H09320965A
Authority
JP
Japan
Prior art keywords
protective film
compound semiconductor
growth
iii
angle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13176996A
Other languages
Japanese (ja)
Inventor
Katsushi Fujii
克司 藤井
Kenji Shimoyama
謙司 下山
Yuichi Inoue
優一 井上
Hideki Goto
秀樹 後藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Chemical Corp
Original Assignee
Mitsubishi Chemical Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Chemical Corp filed Critical Mitsubishi Chemical Corp
Priority to JP13176996A priority Critical patent/JPH09320965A/en
Publication of JPH09320965A publication Critical patent/JPH09320965A/en
Pending legal-status Critical Current

Links

Landscapes

  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

PROBLEM TO BE SOLVED: To enhance selectivity by forming a protective film on a portion of surface (100) having an off angle in a specific range of a III-V compound semiconductor single crystal, and growing a thin film of a III-V compound semiconductor single crystal selectively after that. SOLUTION: To enhance selectivity, selective growth is performed on surface (100) having an off-angle of 0.5-30 deg., through 1-4 deg. is more preferable, of a III-V compound semiconductor single crystal. As to the direction of the off-angle, fundamentally any direction will do, but direction <011>A' <011>B or <010> is favorable. Most of all, direction <010> is the most favorable. Besides, the direction of the off-angle is not always necessary to be exactly one of these, but is does not matter if it is within 30 degrees, through within 20 degrees is more favorable. Consequently, it becomes possible to enhance selectivity.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、水素化物および有
機金属を原料とする化合物半導体薄膜の気相成長におい
て、化合物半導体層を形成する方法に係わり、特に選択
成長用保護膜への堆積を抑制するのに適した化合物半導
体の製造方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of forming a compound semiconductor layer in vapor phase growth of a compound semiconductor thin film made of a hydride and an organic metal as a raw material, and particularly to suppressing deposition on a protective film for selective growth. The present invention relates to a method for producing a compound semiconductor suitable for

【0002】[0002]

【従来の技術】最近の化合物半導体の素子構造を最適化
させる技術のひとつとして選択成長が用いられている
が、MBE法では選択成長は困難であるため、通常MO
CVD法が用いられている。MOCVD法の選択成長に
おける利点としては、基板またはエピタキシャル成長層
へのダメージが殆どないことおよび比較的低温でプロセ
スが行えるため、品質の高い選択成長領域が得られるこ
とにある。
2. Description of the Related Art Recently, selective growth has been used as one of the techniques for optimizing the device structure of compound semiconductors. However, since selective growth is difficult with the MBE method, it is usually MO.
The CVD method is used. The advantages of the MOCVD method in selective growth are that there is almost no damage to the substrate or the epitaxial growth layer and that the process can be performed at a relatively low temperature, so that a high-quality selective growth region can be obtained.

【0003】しかしながら、選択成長を行う際には、保
護膜上に多結晶の堆積が起こらないようにするため、成
長条件、混晶比、およびマスク幅等に大きな制約を受け
ていた。特に、Alを含んだ化合物の場合には、Alの
混晶比を上げるほど、そしてマスク幅を大きくするほ
ど、保護膜上に多結晶が堆積しやすくなるという問題が
あった。この解決方法としては、選択成長を行う際に成
長させる化合物の母体元素を含まないハライド法および
/またはハロゲンガスを加えることにより広い範囲にわ
たり保護膜上への多結晶の堆積が回避できることが報告
されている。(WO93/01614号公報)
However, when selective growth is performed, growth conditions, mixed crystal ratios, mask widths, etc. are greatly restricted in order to prevent polycrystal deposition on the protective film. In particular, in the case of a compound containing Al, there is a problem that the higher the mixed crystal ratio of Al and the larger the mask width, the easier the polycrystal is deposited on the protective film. As a solution to this problem, it has been reported that the deposition of polycrystals on the protective film can be avoided over a wide range by adding a halide method and / or a halogen gas which does not include the host element of the compound to be grown during the selective growth. ing. (WO93 / 01614)

【0004】[0004]

【発明が解決しようとする課題】しかしながら、この上
記の手法を用いてもまだ選択性が十分でない場合があっ
た。特に、保護膜で保護される領域が広い場合や、保護
膜に対して選択成長を行いたい領域が極端に狭い場合に
選択性が十分でない場合がある。
However, there are cases where the selectivity is not sufficient even when the above method is used. In particular, the selectivity may not be sufficient when the area protected by the protective film is large or when the area where selective growth is desired to be performed on the protective film is extremely narrow.

【0005】[0005]

【課題を解決するための手段】本発明者等は、上記の課
題を解決すべく鋭意検討した結果、ハライドガスおよび
/またはハロゲンガスを加えて選択成長を行う際に、特
定の結晶成長面を選択することにより、選択性を向上し
得ることを見出し、本発明に到達した。即ち、本発明の
要旨は、 III-V族化合物半導体単結晶のオフアングル
が0.5〜30°の{100}面の一部に保護膜を形成
した後、III-V族化合物半導体の原料ガスとともにハラ
イドガスおよび/またはハロゲンガスを添加して、該保
護膜が形成されていない部分にIII-V族化合物半導体単
結晶薄膜を選択成長させる工程を含むことを特徴とする
化合物半導体の製造方法に存する。
Means for Solving the Problems As a result of intensive studies to solve the above problems, the present inventors have found that when a selective growth is performed by adding a halide gas and / or a halogen gas, a specific crystal growth surface is They have found that the selection can improve the selectivity, and have reached the present invention. That is, the gist of the present invention is to form a protective film on a part of the {100} plane of a III-V compound semiconductor single crystal having an off-angle of 0.5 to 30 °, and then form a III-V compound semiconductor raw material A method for producing a compound semiconductor, comprising a step of adding a halide gas and / or a halogen gas together with a gas to selectively grow a III-V group compound semiconductor single crystal thin film in a portion where the protective film is not formed. Exist in.

【0006】[0006]

【発明の実施の形態】以下、本発明を詳細に説明する。
本発明においては、選択性向上のため、III-V族化合物
半導体単結晶のオフアングルが0.5〜30°、好まし
くは1〜4°の{100}面上に選択成長を行うことを
特徴としている。オフアングルの方向は基本的にはどの
方向でもよいが、<011>A方向、<011>B方向
または<010>方向が好ましく、中でも<010>方
向が最も好ましい。また、オフアングルの方向はこれら
の方向ジャストの方向である必要は必ずしもなく、±3
0°以内、より好ましくは±20°以内の方向であれば
よい。なお、本明細書においては、<011>B方向と
は、V族元素が表面に出ている{111}B面の法線の
{100}面上への正射影の方向のことである。即ち、
図1aに示す(100)面に対しては[0−11]および
[01−1]で表される方向であって、この方向に形成し
たストライプ状保護膜を図1bに示した。他の{10
0}面についても、それぞれについてこれと結晶学的に
等価な方向を選べばよい。また、<011>A方向と
は、III族元素が表面に出ている{111}A面の法線
の{100}面上への正射影の方向のことである。
BEST MODE FOR CARRYING OUT THE INVENTION The present invention will be described in detail below.
In the present invention, in order to improve the selectivity, the selective growth is performed on the {100} plane where the off-angle of the III-V compound semiconductor single crystal is 0.5 to 30 °, preferably 1 to 4 °. I am trying. The off-angle direction may be basically any direction, but the <011> A direction, the <011> B direction or the <010> direction is preferable, and the <010> direction is most preferable. Also, the off-angle direction does not necessarily have to be the direction of these directions, and is ± 3
The direction may be within 0 °, more preferably within ± 20 °. In this specification, the <011> B direction is the direction of the orthogonal projection of the normal line of the {111} B plane from which the group V element appears on the {100} plane. That is,
For the (100) plane shown in FIG. 1a, [0-11] and
The stripe-shaped protective film formed in this direction, which is the direction represented by [01-1], is shown in FIG. 1b. Other {10
With respect to the 0} plane as well, a direction crystallographically equivalent to this may be selected. The <011> A direction is the direction of orthogonal projection onto the {100} plane of the normal line of the {111} A plane where the group III element appears on the surface.

【0007】この{100}面上で選択成長を行うた
め、その面の一部、つまり成長が不要な部分に窒化珪
素、酸化珪素等公知の保護膜を設ける。保護膜は多くの
場合ストライプ状であり、その場合ストライプの方向
を、オフアングルの方向と垂直な方向から±45°以
内、より好ましくは±30°以内とすると、選択性がよ
り向上し、好ましい。また、かかるストライプ状の保護
膜は、短辺の幅が50μm以上で、かつ{100}面上
で薄膜形成領域に対する保護膜形成領域の割合が1以
上、好ましくは2以上、最も好ましくは2.5以上とな
る様に形成するのが好ましい場合がある。ブロードエリ
アのレーザ等を製造する場合や、局所的に成長速度を上
げる必要がある場合等にその様な保護膜形成領域が大き
く、成長領域を狭くすることが要求され、その場合、一
般に選択性は著しく低下するが、本発明によれば、保護
膜の方位を選ぶことにより、選択性よく成長を行うこと
ができる。
In order to carry out selective growth on this {100} surface, a known protective film such as silicon nitride or silicon oxide is provided on a part of that surface, that is, a portion where growth is unnecessary. In many cases, the protective film has a stripe shape. In that case, if the direction of the stripe is within ± 45 °, more preferably within ± 30 ° from the direction perpendicular to the off-angle direction, the selectivity is further improved, which is preferable. . Further, in such a stripe-shaped protective film, the width of the short side is 50 μm or more, and the ratio of the protective film forming region to the thin film forming region on the {100} plane is 1 or more, preferably 2 or more, and most preferably 2. In some cases, it may be preferable to form it so as to be 5 or more. When manufacturing a broad area laser, etc., or when it is necessary to locally increase the growth rate, such a protective film formation area is large, and it is required to narrow the growth area. However, according to the present invention, growth can be performed with high selectivity by selecting the orientation of the protective film.

【0008】本発明で用いる化合物半導体の原料ガスと
しては、有機金属、水素化物、塩化物等公知のいずれの
ものも使用可能であり、有機金属としてはトリメチルガ
リスム(TMG)、トリエチルガリウム(TEG)、ト
リメチルアルミニウム(TMA)およびトリエチルイン
ジウム(TMI)等が、水素化物としてはアルシン(A
sH3)およびホスフィン(PH3)等が、塩化物として
は塩化ガリウム(GaCl)、ジエチルガリウムクロラ
イド(DEGaCl)および三塩化砒素(AsCl3
等が用いられるが、これらの中でも成長機構が比較的簡
単で、精密な成長速度の制御が比較的容易に行える等の
点で、塩素を含まない有機金属および塩素を含まない水
素化物が好ましい。また、特に有機金属を用いる場合
に、本発明の選択性向上の効果は大きい。
As the raw material gas of the compound semiconductor used in the present invention, any of known materials such as organic metals, hydrides and chlorides can be used, and as the organic metals, trimethyl galium (TMG) and triethyl gallium (TEG) are used. ), Trimethylaluminum (TMA), triethylindium (TMI) and the like are arsine (A
sH 3 ), phosphine (PH 3 ), and the like, and chlorides such as gallium chloride (GaCl), diethylgallium chloride (DEGaCl), and arsenic trichloride (AsCl 3 ).
Among these, chlorine-free organometals and chlorine-free hydrides are preferable from the viewpoints that the growth mechanism is relatively simple, and precise growth rate control is relatively easy. Further, the effect of improving the selectivity of the present invention is great especially when an organic metal is used.

【0009】ハライドガスとしてはHBr、HI、H
F、HCl等のハロゲン化水素やCCl22等のハロゲ
ン化炭素が、ハロゲンガスとしてはCl2、I2、F2
Br2など、およびこれらの混合物が挙げられ、望まし
くはHClがよい。なお、原料ガスとして上記の塩化物
を用いた場合であって、Al混晶比が0.3〜0.4以
下の化合物半導体単結晶薄膜を成長させる場合には、別
途ハライドガスまたはハロゲンガスを導入しなくても、
ある程度選択性よく成長を行うことができる。
As the halide gas, HBr, HI, H
Hydrogen halides such as F and HCl, and carbon halides such as CCl 2 F 2 can be used as halogen gas such as Cl 2 , I 2 , F 2 ,
Br 2 and the like, and mixtures thereof, and preferably HCl. In addition, when the above-mentioned chloride is used as the source gas and a compound semiconductor single crystal thin film having an Al mixed crystal ratio of 0.3 to 0.4 is grown, a halide gas or a halogen gas is separately added. Without introducing
Growth can be performed with some selectivity.

【0010】これらのハライドガスおよび/またはハロ
ゲンガスの使用量は成長室の大きさ、成長温度、成長圧
力、使用する原料の種類等に依存するが、量が多すぎる
と薄膜成長が止まり、エッチングになってしまうエッチ
ングモード域となり、量が少なすぎると保護膜上に多結
晶が成長するデポジションモード域となるので、ハライ
ドガスおよび/またはハロゲンガスの流量を適宜調節し
てこれらの領域を避け、選択成長を行いたい領域には結
晶が成長するが、保護膜上には多結晶が成長しないセレ
クティブモードで行うこととする。
The amount of the halide gas and / or halogen gas used depends on the size of the growth chamber, the growth temperature, the growth pressure, the type of raw material used, etc., but if the amount is too large, the thin film growth stops and etching occurs. It becomes the etching mode area which becomes, and when it is too small, it becomes the deposition mode area where the polycrystal grows on the protective film. Therefore, adjust the flow rate of halide gas and / or halogen gas appropriately to avoid these areas. The selective mode is performed in a selective mode in which a crystal grows in a desired region but a polycrystal does not grow on the protective film.

【0011】成長を行う際のガスの全圧は常圧以下が望
ましく、成長温度については一般に気相成長で用いられ
る条件でよく、一般的には500〜900℃程度だが、
低温側では選択性が低下する傾向にあり、一方あまりに
高温だとIII-V族元素の再蒸発や不純物の取り込みが問
題となる場合があるので、600〜850℃、より好ま
しくは650〜800℃程度がよい。ただし、本発明の
効果、即ち面方位や保護膜形成の方向による選択性の向
上効果はより低温側、即ち500〜700℃程度で顕著
であって、本発明は比較的穏やかな条件で効果的に選択
成長を行える点でも有用である。
The total pressure of the gas during the growth is preferably atmospheric pressure or lower, and the growth temperature may be the conditions generally used in the vapor phase growth, generally about 500 to 900 ° C.
On the low temperature side, the selectivity tends to decrease, and on the other hand, if it is too high, re-evaporation of III-V group elements and incorporation of impurities may become a problem, so 600 to 850 ° C., more preferably 650 to 800 ° C. The degree is good. However, the effect of the present invention, that is, the effect of improving the selectivity depending on the plane orientation and the direction of forming the protective film is remarkable on the lower temperature side, that is, about 500 to 700 ° C., and the present invention is effective under relatively mild conditions. It is also useful in that selective growth can be performed.

【0012】本発明の製造方法は通常のIII-V族化合物
半導体薄膜の成長に有効であるが、特にアルミニウムを
含むIII-V族化合物半導体の成長に適している。具体的
には、AlInGaP、InAlAs、AlInP、A
lGaAsなどであり、特にAlGaAsへは好適であ
る。
The manufacturing method of the present invention is effective for the growth of ordinary III-V compound semiconductor thin films, but is particularly suitable for the growth of III-V compound semiconductors containing aluminum. Specifically, AlInGaP, InAlAs, AlInP, A
lGaAs and the like, and particularly suitable for AlGaAs.

【0013】[0013]

【実施例】以下、本発明を実施例により更に詳細に説明
するが、本発明は、その要旨を越えない限り、下記実施
例により限定されるものではない。 (実施例1および比較例)表面がそれぞれ(100)
面、(100)面から[0−11]方向に2°傾いた面、
(100)面から[0−1−1]方向に2°傾いた面また
は(100)面から[0−10]方向に2°傾いた面であ
るGaAs基板上に、窒化珪素からなる幅300μmの
ストライプ状の保護膜を、保護膜の長辺の方向が[0−
11]方向(図1b:B方向)または[011]方向(図
1c:A方向)となる様に100μm間隔で形成した
後、MOVPE法により膜厚約0.5μmのAl0.3
0.7As層を選択成長させて化合物半導体を製造し
た。原料ガスとしては、トリメチルガリウム(TMG)
2.7×10-4mol/min、トリメチルアルミニウム(T
MA)1.0×10-4mol/minおよびアルシン(As
3)250sccm(standard cubic cmper minute)を、キ
ャリアガスとしての水素とともにガスの総流量が22sl
m(standard cubic liter per minute)となるように供給
し、成長温度は660℃、成長圧力は133hPaと
し、成長中に塩化水素を4cc添加した。微分干渉光学
顕微鏡で観察した結果を表1に示す。なお、結果の評価
は次の基準に従って行った。 ○−○ 保護膜上に多結晶の堆積が全く見られない ○−△ 保護膜上に多結晶の堆積がわずかに見られる ○−× 保護膜上に多結晶の堆積がまばらに見られる △−○ 保護膜の中央部に多結晶の堆積が連なりかかっ
た部分が見られる △−△ 保護膜の中央部に多結晶の堆積が連なった部分
が見られる(隙間あり) △−× 保護膜の中央部に多結晶の堆積が連なった部分
が見られる(隙間なし) ×−○ 保護膜の半分程度が多結晶の堆積により覆われ
ている ×−△ 保護膜の端部を除く大部分が多結晶に覆われて
いる ×−× 保護膜全体が多結晶に覆われている
EXAMPLES The present invention will be described in more detail with reference to the following Examples, which should not be construed as limiting the scope of the invention. (Example 1 and Comparative Example) Each surface is (100)
Plane, a plane inclined by 2 ° in the [0-11] direction from the (100) plane,
A width of 300 μm made of silicon nitride on a GaAs substrate, which is a plane inclined by 2 ° from the (100) plane in the [0-1-1] direction or a plane inclined by 2 ° from the (100) plane in the [0-10] direction. The stripe-shaped protective film of [0-
11] direction (FIG. 1b: B direction) or [011] direction (FIG. 1c: A direction) at 100 μm intervals, and then an Al 0.3 G film with a thickness of about 0.5 μm is formed by MOVPE.
A compound semiconductor was manufactured by selectively growing an a 0.7 As layer. Trimethylgallium (TMG) is used as the source gas
2.7 × 10 −4 mol / min, trimethylaluminum (T
MA) 1.0 × 10 -4 mol / min and arsine (As
H 3 ) 250 sccm (standard cubic cm per minute), with hydrogen as a carrier gas, the total flow rate of gas is 22 sl
It was supplied so as to have m (standard cubic liter per minute), the growth temperature was 660 ° C., the growth pressure was 133 hPa, and 4 cc of hydrogen chloride was added during the growth. The results of observation with a differential interference optical microscope are shown in Table 1. The results were evaluated according to the following criteria. ○-○ Polycrystalline deposition is not observed at all on the protective film ○-△ Slight polycrystalline deposition is observed on the protective film ○-× Polycrystalline deposition is sparsely observed on the protective film △- ○ A part where polycrystal deposition continues to be seen in the central part of the protective film △-△ A part where polycrystal deposition continues in the central part of the protective film (with a gap) △-× Center of the protective film There is a continuous polycrystal deposit in the area (no gap) × − ○ About half of the protective film is covered by the polycrystalline deposit × − △ Most of the protective film except the edges is polycrystalline The entire protective film is covered with polycrystal.

【0014】[0014]

【表1】 [Table 1]

【0015】(実施例2)表面が(100)面から[0
−1−1]方向へ2°傾いた面であるGaAs基板のみ
を用い、成長温度580℃、660℃または780℃で
Al0.3Ga0.7As層を選択成長させた以外は、実施例
1と全く同様にして化合物半導体を製造した。その結果
を表2に示す。
(Embodiment 2) From the (100) surface to [0
-1-1] direction, except that only a GaAs substrate having a surface inclined by 2 ° in the direction of −1) was used and an Al 0.3 Ga 0.7 As layer was selectively grown at a growth temperature of 580 ° C., 660 ° C. or 780 ° C. A compound semiconductor was manufactured in the same manner. The results are shown in Table 2.

【0016】[0016]

【表2】 [Table 2]

【0017】[0017]

【発明の効果】本発明によれば、保護膜上への多結晶の
堆積がなく、成長領域にのみ選択性よくIII-V族化合物
半導体薄膜の成長を行うことができる。
According to the present invention, it is possible to grow a group III-V compound semiconductor thin film only in the growth region with good selectivity without depositing a polycrystal on the protective film.

【図面の簡単な説明】[Brief description of drawings]

【図1】aはIII-V族化合物半導体単結晶の面方位を示
す模型の(100)面側から見た上面図。bは各実施例
および比較例において<011>B方向に形成されたス
トライプ状保護膜の方向の説明図。cは各実施例および
比較例において<011>A方向に形成されたストライ
プ状保護膜の方向の説明図。
FIG. 1A is a top view of a model showing the plane orientation of a III-V compound semiconductor single crystal as seen from the (100) plane side. 3B is an explanatory view of the direction of the stripe-shaped protective film formed in the <011> B direction in each of the examples and comparative examples. c is an explanatory diagram of the direction of the stripe-shaped protective film formed in the <011> A direction in each example and comparative example.

【符号の説明】[Explanation of symbols]

A.III族元素が表面となる面 B.V族元素が表面となる面 1.ストライプ状保護膜 A. Surface where Group III element is the surface B. A surface on which the group V element is the surface 1. Striped protective film

───────────────────────────────────────────────────── フロントページの続き (72)発明者 後藤 秀樹 茨城県牛久市東猯穴町1000番地 三菱化学 株式会社筑波事業所内 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Hideki Goto 1000, Higashihuinana-cho, Ushiku-shi, Ibaraki Mitsubishi Chemical Corporation Tsukuba Plant

Claims (7)

【特許請求の範囲】[Claims] 【請求項1】 III-V族化合物半導体単結晶のオフアン
グルが0.5〜30°の{100}面の一部に保護膜を
形成した後、III-V族化合物半導体の原料ガスとともに
ハライドガスおよび/またはハロゲンガスを添加して、
該保護膜が形成されていない部分にIII-V族化合物半導
体単結晶薄膜を選択成長させる工程を含むことを特徴と
する化合物半導体の製造方法。
1. A halide is formed with a source gas of a III-V compound semiconductor after forming a protective film on a part of a {100} plane having an off-angle of 0.5 to 30 ° of a III-V compound semiconductor single crystal. Gas and / or halogen gas,
A method for producing a compound semiconductor, comprising a step of selectively growing a III-V compound semiconductor single crystal thin film on a portion where the protective film is not formed.
【請求項2】 前記保護膜がストライプ状である請求
項1の方法。
2. The method according to claim 1, wherein the protective film has a stripe shape.
【請求項3】 前記オフアングルの方向が、<010
>方向から±30°以内の方向、<011>A方向から
±30°以内の方向または<011>B方向から±30
°以内の方向である請求項1乃至2の方法。
3. The off-angle direction is <010.
Within ± 30 ° from the> direction, within ± 30 ° from the <011> A direction or ± 30 from the <011> B direction
3. The method according to claim 1, wherein the direction is within °.
【請求項4】 前記ストライプ状の保護膜の方向が、
オフアングルの方向と垂直な方向から±45°以内の方
向である請求項2乃至3の方法。
4. The direction of the stripe-shaped protective film is
4. The method according to claim 2, wherein the direction is within ± 45 ° from the direction perpendicular to the off-angle direction.
【請求項5】 前記ハライドガスがハロゲン化水素ま
たはハロゲン化炭素である請求項1乃至4の方法。
5. The method according to claim 1, wherein the halide gas is hydrogen halide or carbon halide.
【請求項6】 前記選択成長の温度が500〜900
℃である請求項1乃至5の方法。
6. The temperature of the selective growth is 500 to 900.
The method according to any one of claims 1 to 5, wherein the temperature is ° C.
【請求項7】 前記ストライプ状の保護膜の短辺の幅
が50μm以上でかつ前記表面上の薄膜形成領域に対す
る保護膜形成領域の割合が1以上である請求項2乃至6
の方法。
7. The striped protective film has a short side width of 50 μm or more and a ratio of the protective film forming region to the thin film forming region on the surface is 1 or more.
the method of.
JP13176996A 1996-05-27 1996-05-27 Method for manufacturing compound semiconductor Pending JPH09320965A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13176996A JPH09320965A (en) 1996-05-27 1996-05-27 Method for manufacturing compound semiconductor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13176996A JPH09320965A (en) 1996-05-27 1996-05-27 Method for manufacturing compound semiconductor

Publications (1)

Publication Number Publication Date
JPH09320965A true JPH09320965A (en) 1997-12-12

Family

ID=15065740

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13176996A Pending JPH09320965A (en) 1996-05-27 1996-05-27 Method for manufacturing compound semiconductor

Country Status (1)

Country Link
JP (1) JPH09320965A (en)

Similar Documents

Publication Publication Date Title
US20090101063A1 (en) Method of Manufacturing GaN Crystal Substrate
US20020011599A1 (en) Gallium nitride single crystal substrate and method of proucing same
JP2000044400A (en) Gallium nitride single crystal substrate and method of manufacturing the same
JP2003511871A (en) Single-stage pendeo-epitaxial overgrowth and single-stage lateral epitaxial overgrowth of III-nitride epitaxial layers with III-nitride buffer layers
JP3279528B2 (en) Method for producing nitride III-V compound semiconductor
JP3198912B2 (en) Method for producing group 3-5 compound semiconductor
US5434100A (en) Substrate for epitaxy and epitaxy using the substrate
JP2789861B2 (en) Organometallic molecular beam epitaxial growth method
JP3223575B2 (en) Compound semiconductor and manufacturing method thereof
JP2008303136A (en) Method for manufacturing compound semiconductor substrate
US5827365A (en) Compound semiconductor and its fabrication
JPH09320964A (en) Method for manufacturing compound semiconductor
EP0982763A1 (en) MOVPE growth of III-V compound semiconductor layers
JPWO1993001614A1 (en) Compound semiconductor and its manufacturing method
JP2002217121A (en) Metalorganic vapor phase epitaxy apparatus and metal organic vapor phase epitaxy method
JP3242571B2 (en) Vapor growth method
JP2007123628A (en) Semiconductor manufacturing method and satellite
JP3030450B2 (en) Vapor phase epitaxial growth method
JP2953955B2 (en) Method for selectively growing compound semiconductor and method for selectively burying compound semiconductor
JP3213551B2 (en) Method and apparatus for vapor phase growth of III-V compound semiconductors
JPH04182385A (en) Growing method for crystal
JPS6149389B2 (en)
JPH07122507A (en) Semiconductor manufacturing equipment
JPH06177044A (en) Selective growth method for semiconductor crystal layer
JPH0714787A (en) Method for manufacturing II-VI compound semiconductor

Legal Events

Date Code Title Description
A02 Decision of refusal

Effective date: 20040831

Free format text: JAPANESE INTERMEDIATE CODE: A02

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041029

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041217

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20041228

A912 Removal of reconsideration by examiner before appeal (zenchi)

Effective date: 20050128

Free format text: JAPANESE INTERMEDIATE CODE: A912