JPH098269A - Hybrid type solid-state imaging device and manufacturing method thereof - Google Patents

Hybrid type solid-state imaging device and manufacturing method thereof

Info

Publication number
JPH098269A
JPH098269A JP7158881A JP15888195A JPH098269A JP H098269 A JPH098269 A JP H098269A JP 7158881 A JP7158881 A JP 7158881A JP 15888195 A JP15888195 A JP 15888195A JP H098269 A JPH098269 A JP H098269A
Authority
JP
Japan
Prior art keywords
bump electrode
substrate
electrodes
cavity
bump
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP7158881A
Other languages
Japanese (ja)
Inventor
Koji Fujiwara
康治 藤原
Hajime Sudo
元 須藤
Kenji Arinaga
健児 有永
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7158881A priority Critical patent/JPH098269A/en
Publication of JPH098269A publication Critical patent/JPH098269A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Solid State Image Pick-Up Elements (AREA)

Abstract

PURPOSE: To form a highly integrated hybrid solid-state image pickup device by press-fitting and connecting a substrate carrying signal processing elements in and to another substrate carrying photoelectric conversion elements by using bump electrodes and providing cavity sections below the bump electrodes. CONSTITUTION: At the time constituting a hybrid solid-state image pickup device by press-fitting and connecting a substrate 7 having signal processing elements in and to another substrate 1 having photoelectric conversion elements 2 by using bump electrodes 5 and 8, the bump electrodes 5 drop into cavity sections 6 and lateral expansion of the electrodes 5 can be prevented and, as a result, the occurrence of short circuits among the electrodes 5 can be prevented when the substrates 1 and 7 are press-contacted with each other, because the cavity sections 6 are provided below the electrodes 5. In addition, since the diameter d2 of the electrodes 8 on the substrate 7 is made smaller than the outside diameter d1 of the cavity section 6 provided below the electrodes 5 on the substrate 1, the electrodes 5 can be pushed in the cavity sections 6 and the expansion of the electrodes 5 can be prevented at the time of press-fitting the substrate 7 in the substrate 1.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明はハイブリッド型固体撮像
装置及びその製造方法に関するもので、特に、赤外光電
変換素子を設けた基板と信号処理素子を設けた基板とを
バンプ電極によって機械的・電気的に結合したハイブリ
ッド型固体撮像装置及びその製造方法に関するものであ
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a hybrid type solid-state image pickup device and a method of manufacturing the same, and more particularly, to a substrate provided with an infrared photoelectric conversion element and a substrate provided with a signal processing element by a mechanical bump electrode. The present invention relates to an electrically coupled hybrid type solid-state imaging device and a method for manufacturing the same.

【0002】[0002]

【従来の技術】従来、固体撮像装置としてはシリコンを
用いたCCD型の固体撮像装置が主流であるが、シリコ
ンは10μm帯等の比較的波長の長い赤外光に対して感
度が高くないために、資源探査用衛星に搭載する赤外光
固体撮像装置等には用いることができなかった。
2. Description of the Related Art Conventionally, a CCD type solid-state image pickup device using silicon has been mainly used as a solid-state image pickup device, but since silicon is not highly sensitive to infrared light having a relatively long wavelength such as 10 μm band. In addition, the infrared light solid-state imaging device mounted on the resource exploration satellite could not be used.

【0003】そこで、この様な赤外光固体撮像素子とし
ては、光電変換素子をHgCdTe等の化合物半導体で
構成し、信号処理素子をシリコンを用いたCCD(電荷
結合装置)で構成して、両者をInバンプ電極で結合し
たハイブリッド型固体撮像装置が用いられている。
Therefore, in such an infrared light solid-state image pickup device, the photoelectric conversion device is composed of a compound semiconductor such as HgCdTe, and the signal processing device is composed of a CCD (charge coupled device) using silicon. A hybrid-type solid-state imaging device in which is coupled with In bump electrodes is used.

【0004】この従来のハイブリッド型固体撮像装置を
図6を参照して説明する。 図6(a)参照 まず、CdTe基板上にHg0.8 Cd0.2 Te等のp型
HgCdTe層を設け、フォトレジストパターン(図示
せず)をマスクとしてp型HgCdTe層にB + (ボロ
ン)等を選択的にイオン注入してn型領域14を形成
し、次いで、絶縁膜となるZnS膜12堆積して、コン
タクトホールを形成したのち、Cr等のオーミック電極
を兼ねる下地電極29を介してInバンプ電極26を形
成してフォトダイオードを設けた基板28が完成する。
This conventional hybrid type solid-state image pickup device
This will be described with reference to FIG. See FIG. 6A. First, Hg is formed on the CdTe substrate.0.8Cd0.2P type such as Te
An HgCdTe layer is provided, and a photoresist pattern (illustrated
B) on the p-type HgCdTe layer using +(Boro
Ion) is selectively ion-implanted to form the n-type region 14.
Then, a ZnS film 12 to be an insulating film is deposited and
After forming tact holes, ohmic electrode such as Cr
The In bump electrode 26 is formed via the base electrode 29 that also serves as
The substrate 28 on which the photodiode is provided is completed.

【0005】図6(b)参照 次いで、信号処理素子を形成した基板30の所定部分に
Inバンプ電極26に対応するInバンプ電極31を形
成し、両方の基板28,30を対向させて圧着すること
によって、フォトダイオードを設けた基板28と信号処
理素子を設けた基板30とを機械的・電気的に結合して
ハイブリッド型固体撮像装置が完成する。
Next, referring to FIG. 6B, an In bump electrode 31 corresponding to the In bump electrode 26 is formed on a predetermined portion of the substrate 30 on which the signal processing element is formed, and both substrates 28 and 30 are opposed to each other and pressure-bonded. As a result, the substrate 28 provided with the photodiode and the substrate 30 provided with the signal processing element are mechanically and electrically coupled to complete the hybrid type solid-state imaging device.

【0006】[0006]

【発明が解決しようとする課題】しかしながら、従来の
ハイブリッド型固体撮像装置においては、集積度が高ま
るに連れて結合の際に短絡が生じやすいという問題があ
る。この事情を図6(b)及び(c)を参照して説明す
る。
However, in the conventional hybrid type solid-state image pickup device, there is a problem that a short circuit is likely to occur at the time of coupling as the degree of integration increases. This situation will be described with reference to FIGS. 6 (b) and 6 (c).

【0007】図6(b)参照 フォトダイオードを設けた基板28と信号処理素子を設
けた基板30とをInバンプ電極26,31で圧着する
と、圧着により互いのInバンプ電極26,31を潰す
ことになり、その際に、Inバンプ電極、特に、フォト
ダイオードを設けた基板28に設けたInバンプ電極2
6が横方向に拡がり、隣のInバンプ電極26と接触し
て短絡を起こすことがある。
See FIG. 6B. When the substrate 28 provided with the photodiode and the substrate 30 provided with the signal processing element are crimped by the In bump electrodes 26, 31, the In bump electrodes 26, 31 are crushed by the crimping. At that time, the In bump electrode, especially the In bump electrode 2 provided on the substrate 28 provided with the photodiode is formed.
6 spreads in the lateral direction and may contact the adjacent In bump electrode 26 to cause a short circuit.

【0008】図6(c)参照 また、圧着の際に、Inバンプ電極26,31が剪断応
力を受けて横方向に変形しやすいため、剪断応力による
ズレ32により位置ズレを起こし、甚だしい場合には、
Inバンプ電極26が隣のInバンプ電極26と接触し
て短絡を起こすことがある。
Further, as shown in FIG. 6C, since the In bump electrodes 26 and 31 are apt to be laterally deformed due to shear stress during pressure bonding, the displacement 32 due to the shear stress causes a positional shift, which is extremely likely to occur. Is
The In bump electrode 26 may contact the adjacent In bump electrode 26 to cause a short circuit.

【0009】このような短絡をなくすためには、Inバ
ンプ電極26間の間隔を大きくすれば良いが、間隔を大
きくすれば固体撮像装置の多画素化・高密度化等のため
の集積度の向上が妨げられるという問題がある。
In order to eliminate such a short circuit, it is sufficient to increase the distance between the In bump electrodes 26. However, if the distance is increased, the integration degree for increasing the number of pixels and the density of the solid-state image pickup device can be improved. There is a problem that improvement is hindered.

【0010】なお、Inバンプ電極26,31を熱的に
溶融して結合する方法も考えられるが、基板上の素子特
性、特に、フォトダイオードを設けた基板28の素子特
性がInバンプ電極26の融点温度で変化する場合には
適用できないものである。
A method in which the In bump electrodes 26 and 31 are thermally melted and joined together is conceivable. However, the device characteristics of the substrate, particularly the device characteristics of the substrate 28 on which the photodiode is provided are different from those of the In bump electrode 26. It cannot be applied when the melting point changes.

【0011】したがって、本発明は、高集積度のハイブ
リッド型個体撮像装置を圧着で形成することを可能にす
るバンプ電極構造を提供することを目的とする。
Therefore, it is an object of the present invention to provide a bump electrode structure that enables a highly integrated hybrid type solid-state imaging device to be formed by pressure bonding.

【0012】[0012]

【課題を解決するための手段】図1は本発明の原理的構
成の説明図であり、図1を参照して本発明の課題を解決
するための手段を説明する。
FIG. 1 is an explanatory view of the principle configuration of the present invention, and means for solving the problems of the present invention will be described with reference to FIG.

【0013】図1参照 (1)本発明は、ハイブリッド型個体撮像装置におい
て、光電変換素子2を設けた基板1と信号処理素子を設
けた基板7とをバンプ電極5,8で結合すると共に、バ
ンプ電極5の下に空洞部6を設けたことを特徴とする。
1 (1) In the hybrid solid-state image pickup device of the present invention, the substrate 1 provided with the photoelectric conversion element 2 and the substrate 7 provided with the signal processing element are connected by the bump electrodes 5 and 8. A feature is that a cavity 6 is provided under the bump electrode 5.

【0014】(2)また、本発明は、上記(1)におい
て、空洞部6をバンプ電極5下の周辺部に設けたことを
特徴とする。
(2) Further, the present invention is characterized in that in the above (1), the cavity portion 6 is provided in the peripheral portion below the bump electrode 5.

【0015】(3)また、本発明は、上記(1)または
(2)において、一方の基板7に設けたバンプ電極8の
直径d2 を、他方の基板1に設けたバンプ電極5の下の
空洞部6の外周の径d1 以下にしたことを特徴とする。
(3) Further, in the present invention according to the above (1) or (2), the diameter d 2 of the bump electrode 8 provided on one substrate 7 is set to be smaller than the diameter of the bump electrode 5 provided on the other substrate 1. It is characterized in that the diameter d 1 of the outer circumference of the hollow portion 6 is less than or equal to d 1 .

【0016】(4)また、本発明は、上記(1)乃至
(3)のいずれかにおいて、その下に空洞部6を設けた
バンプ電極5の下地電極4として、バンプ電極5とのぬ
れ性の異なる2種類の金属からなる下地電極4を用いた
ことを特徴とする。
(4) Further, according to the present invention, in any one of the above (1) to (3), the wettability with the bump electrode 5 is used as the base electrode 4 of the bump electrode 5 provided with the cavity 6 thereunder. It is characterized in that the base electrode 4 made of two kinds of different metals is used.

【0017】(5)また、本発明は、ハイブリッド型個
体撮像装置の製造方法において、一方の基板1上に設け
た絶縁膜2のパターンを利用して、バンプ電極5とのぬ
れ性の良い第1の金属膜を設け、次いで、少なくともこ
の第1の金属膜の中央部を覆うようにバンプ電極5との
ぬれ性が第1の金属よりも悪い第2の金属膜を設けたの
ち、第1金属膜及び第2の金属膜の露出部分と密着する
ようにバンプ電極5を選択的に堆積させ、次いで、熱処
理を施すことによってバンプ電極5の下に空洞部6を形
成する工程を有することを特徴とする。
(5) Further, according to the present invention, in the method for manufacturing a hybrid type solid-state image pickup device, the pattern of the insulating film 2 provided on one of the substrates 1 is utilized to obtain good wettability with the bump electrodes 5. No. 1 metal film is provided, and then a second metal film having a wettability with the bump electrode 5 worse than that of the first metal is provided so as to cover at least the central portion of the first metal film. The method further comprises the step of selectively depositing the bump electrode 5 so as to be in close contact with the exposed portion of the metal film and the second metal film, and then performing a heat treatment to form the cavity 6 under the bump electrode 5. Characterize.

【0018】(6)また、本発明は、上記(5)におい
て、第1の金属膜がCr膜からなり、第2の金属膜がA
l膜からなり、バンプ電極5がInバンプ電極からなる
ことを特徴とする。
(6) According to the present invention, in the above (5), the first metal film is a Cr film and the second metal film is A.
It is characterized in that it is made of an I film and the bump electrode 5 is made of an In bump electrode.

【0019】[0019]

【作用】光電変換素子2を設けた基板1と信号処理素子
を設けた基板7とをバンプ電極5,8を用いて圧着して
結合することによってハイブリッド型固体撮像装置を構
成する際に、バンプ電極5の下に空洞部6を設けたこと
によってバンプ電極5は空洞部6に落ち込むので、圧着
に伴うバンプ電極5の横方向への拡がりが防止でき、し
たがって、隣接するバンプ電極5間の短絡も生じなくな
る。
When the hybrid type solid-state image pickup device is constructed by bonding the substrate 1 provided with the photoelectric conversion element 2 and the substrate 7 provided with the signal processing element by pressure bonding using the bump electrodes 5 and 8, Since the bump electrode 5 falls into the cavity 6 by providing the cavity 6 under the electrode 5, it is possible to prevent the bump electrode 5 from spreading in the lateral direction due to the pressure bonding, and thus a short circuit between the adjacent bump electrodes 5 is caused. Will not occur.

【0020】また、ハイブリッド型固体撮像装置の最終
構造としては、バンプ電極5は空洞部6に落ち込むこと
により、空洞部6の中央部はバンプ電極5で占有され、
バンプ電極5の下の周辺部に空洞部6が残存することに
なる。
In the final structure of the hybrid type solid-state image pickup device, the bump electrode 5 falls into the cavity 6 so that the central portion of the cavity 6 is occupied by the bump electrode 5.
The cavity 6 remains in the peripheral portion below the bump electrode 5.

【0021】また、一方の基板7に設けたバンプ電極8
の直径d2 を、他方の基板1に設けたバンプ電極5の下
の空洞部6の外周の径d1 以下にすることによって、圧
着の際にバンプ電極5を空洞部6側に押し込むことがで
き、圧着に伴うバンプ電極5の横方向への拡がりを確実
に防止することができる。
The bump electrode 8 provided on one of the substrates 7
By setting the diameter d 2 of the bump electrode 5 to be equal to or smaller than the diameter d 1 of the outer periphery of the cavity 6 below the bump electrode 5 provided on the other substrate 1, the bump electrode 5 can be pushed into the cavity 6 side during pressure bonding. Therefore, it is possible to surely prevent the bump electrode 5 from spreading in the lateral direction due to the pressure bonding.

【0022】また、その下に空洞部6を設けたバンプ電
極5の下地電極4として、バンプ電極5とのぬれ性の異
なる2種類の金属からなる下地電極4を設けたことによ
り、空洞部を確実に形成することができる。
Further, as the base electrode 4 of the bump electrode 5 having the cavity 6 formed thereunder, the base electrode 4 made of two kinds of metals having different wettability with the bump electrode 5 is provided, so that the cavity is formed. It can be reliably formed.

【0023】また、一方の基板1上に設けた絶縁膜2の
パターンを利用して、バンプ電極5とのぬれ性の良い第
1の金属膜を設け、次いで、少なくともこの第1の金属
膜の中央部を覆うようにバンプ電極5とのぬれ性が第1
の金属よりも悪い第2の金属膜を設けたのち、第1金属
膜及び第2の金属膜の露出部分と密着するようにバンプ
電極5を選択的に堆積させ、次いで、熱処理を施すこと
によってバンプ電極5はリフローして、ぬれ性の良い第
2の金属膜側に凝集しやすくなり、ぬれ性の悪い第2の
金属膜とバンプ電極5との間に空気が進入するので、バ
ンプ電極5の下に空洞部6を再現性良く形成することが
できる。
Further, by utilizing the pattern of the insulating film 2 provided on the one substrate 1, a first metal film having good wettability with the bump electrodes 5 is provided, and then at least this first metal film is formed. The wettability with the bump electrode 5 is first so as to cover the central portion.
After the second metal film, which is worse than the above metal, is provided, the bump electrodes 5 are selectively deposited so as to be in close contact with the exposed portions of the first metal film and the second metal film, and then heat treatment is performed. The bump electrode 5 reflows and tends to aggregate on the side of the second metal film having good wettability, and air enters between the bumpy electrode 5 and the second metal film having poor wettability. It is possible to form the cavity portion 6 underneath with good reproducibility.

【0024】また、第1の金属膜としてCr膜を用い、
第2の金属膜としてAl膜を用い、バンプ電極5として
Inバンプ電極を用いることによって、安価に再現性良
く空洞部6を形成することができ、確実に隣接するバン
プ電極間の短絡を確実に防止することができる。
A Cr film is used as the first metal film,
By using the Al film as the second metal film and the In bump electrode as the bump electrode 5, the cavity 6 can be formed inexpensively and with good reproducibility, and the short circuit between the adjacent bump electrodes can be surely performed. Can be prevented.

【0025】[0025]

【実施例】本発明の実施例であるHgCdTe系ハイブ
リッド型固体撮像装置の製造工程を図2乃至図5を参照
して説明する。なお、図2(b)乃至図4(f)は、図
2(a)の破線の円内を拡大して示した要部の説明図で
ある。
EXAMPLE A manufacturing process of an HgCdTe-based hybrid type solid-state image pickup device which is an example of the present invention will be described with reference to FIGS. 2 (b) to 4 (f) are explanatory views of the main part in which the inside of the broken line circle in FIG. 2 (a) is enlarged.

【0026】図2(a)参照 まず、CdTe基板(図示せず)上にエピタキシャル成
長させたHg0.8 Cd 0.2 Teからなるp型のHgCd
Te層11の表面にフォトレジストパターン(図示せ
ず)を形成し、このフォトレジストパターンをマスクと
してB+ をイオン注入してn型領域14を形成する。な
お、この場合のn型領域14の面積は15〜25μm
□、好適には20μm□とする。
Referring to FIG. 2A, first, an epitaxial layer is formed on a CdTe substrate (not shown).
Lengthened Hg0.8Cd 0.2P-type HgCd made of Te
A photoresist pattern (not shown) is formed on the surface of the Te layer 11.
No.) is formed, and this photoresist pattern is used as a mask.
Then B+Are ion-implanted to form the n-type region 14. What
The area of the n-type region 14 in this case is 15 to 25 μm.
□, preferably 20 μm □.

【0027】次いで、表面保護膜となる多結晶ZnS膜
12を3〜7μm、好適には5μm堆積させたのち、選
択的にエッチングして面積が5〜15μm□、好適には
10μm□で、n型領域14の面積よりも小さい開口部
13を形成する。
Next, a polycrystalline ZnS film 12 serving as a surface protective film is deposited to a thickness of 3 to 7 μm, preferably 5 μm, and then selectively etched to have an area of 5 to 15 μm □, preferably 10 μm □, and n. An opening 13 smaller than the area of the mold region 14 is formed.

【0028】図2(b)参照 次いで、フォトレジストを塗布してパターニングするこ
とによって、開口部16を設けたフォトレジストパター
ン15を形成したのち、Inとのぬれ性が良いCr膜1
7を100〜300nm、好適には200nm堆積さ
せ、HgCdTe層11との接触部においてオーミック
電極18を形成する。
Next, as shown in FIG. 2B, a photoresist is applied and patterned to form a photoresist pattern 15 having an opening 16, and then a Cr film 1 having good wettability with In is formed.
7 is deposited to a thickness of 100 to 300 nm, preferably 200 nm, and an ohmic electrode 18 is formed at a contact portion with the HgCdTe layer 11.

【0029】図3(c)参照 次いで、フォトレジストパターン(図2(b)の15)
を除去するリフトオフによってオーミック電極18を残
存させたのち、新たにフォトレジストを塗布してパター
ニングすることによって、オーミック電極18の面積よ
り狭い開口部20を設けた第2のフォトレジストパター
ン19を形成したのち、Inとのぬれ性が悪いAl膜2
1を300〜700nm、好適には500nm堆積させ
る。
Next, referring to FIG. 3C, a photoresist pattern (15 in FIG. 2B).
After the ohmic electrode 18 is left by lift-off to remove the photoresist, a new photoresist is applied and patterned to form a second photoresist pattern 19 having an opening 20 smaller than the area of the ohmic electrode 18. Later, an Al film 2 having poor wettability with In
1 is deposited to 300-700 nm, preferably 500 nm.

【0030】図3(d)参照 なお、この場合、第2のフォトレジストパターン(図3
(c)の19)には、Al膜21の延在部22に対応す
る欠如部を設けておく必要があり、後の空洞部の形成工
程において、この延在部22を介して空気が流入するこ
とになる。
See FIG. 3D. In this case, the second photoresist pattern (see FIG.
In 19) of (c), it is necessary to provide a lacking portion corresponding to the extending portion 22 of the Al film 21, and air will flow in through the extending portion 22 in the subsequent cavity forming step. Will be done.

【0031】図4(e)参照 次いで、第2のフォトレジストパターン(図3(c)の
19)を除去するリフトオフによってオーミック電極1
8上に堆積させたAl膜21を残存させたのち、新たに
フォトレジストを塗布してパターニングすることによっ
て、オーミック電極18に対応する開口部24を設けた
第3のフォトレジストパターン23を形成したのち、I
n膜25を10〜20μm、好適には15μm堆積さ
せ、開口部24内に堆積したIn膜をInバンプ電極2
6とする。
4E, the ohmic electrode 1 is formed by lift-off for removing the second photoresist pattern (19 in FIG. 3C).
After the Al film 21 deposited on 8 is left, a third photoresist pattern 23 having an opening 24 corresponding to the ohmic electrode 18 is formed by applying a new photoresist and patterning. Later, I
The n film 25 is deposited to 10 to 20 μm, preferably 15 μm, and the In film deposited in the opening 24 is used as the In bump electrode 2
6

【0032】図4(f)参照 次いで、第3のフォトレジストパターン(図4(e)の
23)を除去するリフトオフによってInバンプ電極2
6を残存させたのち、160〜170℃、好適には17
0℃で熱処理することによって、Inバンプ電極26を
リフローさせる。
Next, as shown in FIG. 4F, the In bump electrode 2 is formed by lift-off for removing the third photoresist pattern (23 in FIG. 4E).
After leaving 6 remaining, 160 to 170 ° C., preferably 17
The In bump electrode 26 is reflowed by heat treatment at 0 ° C.

【0033】この場合、AlはInとのぬれ性が悪いの
で、リフローしたInバンプ電極はぬれ性の良好なCr
オーミック電極18側に凝集しやすくなり、その際に、
図3(d)に示すAl膜21の延在部22を介して空気
がInバンプ電極26とAl膜21との間に流入してバ
ンプ電極26の下に空洞部27が形成される。
In this case, since Al has a poor wettability with In, the reflowed In bump electrode has a good wettability with Cr.
It tends to aggregate on the ohmic electrode 18 side, and at that time,
Air flows between the In bump electrode 26 and the Al film 21 through the extending portion 22 of the Al film 21 shown in FIG. 3D to form a cavity 27 under the bump electrode 26.

【0034】図5(g)参照 次いで、この様にして完成したフォトダイオードを設け
た基板28と信号処理素子を設けた基板30、即ち、シ
リコンCCD装置とを対向させ、夫々に設けたInバン
プ電極26及び空洞部27の直径より小さな直径のIn
バンプ電極31を圧着する。なお、図5においては、図
4に示すCrオーミック電極18とAl膜21とを合わ
せて下地電極29として示している。
Next, referring to FIG. 5G, the substrate 28 provided with the photodiode thus completed and the substrate 30 provided with the signal processing element, that is, the silicon CCD device are opposed to each other, and the In bumps are provided respectively. In having a diameter smaller than the diameter of the electrode 26 and the cavity 27
The bump electrode 31 is pressure bonded. Note that, in FIG. 5, the Cr ohmic electrode 18 and the Al film 21 shown in FIG. 4 are shown together as a base electrode 29.

【0035】図5(h)参照 この圧着の際に、Inバンプ電極31の直径は空洞部2
7の直径より小さいため、Inバンプ電極26を空洞部
27側に確実に押し込むことができるので、Inバンプ
電極26が陥没して、横方向に拡がることを防止するこ
とができ、Inバンプ電極26,31の密度を高めた場
合にも、隣接するInバンプ電極26,31間の短絡を
確実に防止することができる。
See FIG. 5 (h). At the time of this pressure bonding, the diameter of the In bump electrode 31 depends on the cavity 2.
Since the diameter of the In bump electrode 26 is smaller than that of the In bump electrode 26, the In bump electrode 26 can be surely pushed into the cavity portion 27 side, so that the In bump electrode 26 can be prevented from being depressed and laterally expanding. , 31 even if the density is increased, it is possible to reliably prevent a short circuit between the adjacent In bump electrodes 26, 31.

【0036】また、Inバンプ電極26が空洞部27側
に陥没することにより、Inバンプ電極31が陥没部に
嵌合するような形になるので、剪断応力によるズレ32
も少なくすることができるので、剪断応力によるズレ3
2による隣接するバンプ電極26,31間の短絡を防止
することができる。
Further, when the In bump electrode 26 is depressed toward the cavity 27 side, the In bump electrode 31 is fitted into the depressed portion, so that the displacement 32 due to the shear stress occurs.
Since it can be reduced, the deviation due to shear stress 3
It is possible to prevent a short circuit between the adjacent bump electrodes 26 and 31 due to 2.

【0037】また、本発明の実施例においては、空洞部
27はフォトダイオードを設けた基板28側のInバン
プ電極26の下に形成しているが、信号処理素子を設け
た基板30側のInバンプ電極31の下に形成しても良
い。
Further, in the embodiment of the present invention, the cavity 27 is formed under the In bump electrode 26 on the side of the substrate 28 on which the photodiode is provided, but the In on the side of the substrate 30 on which the signal processing element is provided. It may be formed under the bump electrode 31.

【0038】また、表面保護膜として多結晶ZnS膜を
用いているが、多結晶である必要はなく、高抵抗の単結
晶ZnSを用いても良いものであり、さらに、ZnS以
外にSiO2 膜やSi3 4 膜を用いても良いものであ
る。
Further, although the polycrystalline ZnS film is used as the surface protection film, it does not have to be polycrystalline, and high resistance single crystal ZnS may be used. Furthermore, besides the ZnS, a SiO 2 film may be used. Alternatively, a Si 3 N 4 film may be used.

【0039】また、バンプ電極としてInバンプを用い
ているが必ずしもInに限られるものではなく、さら
に、下地電極としてCrとAlの組合せを用いている
が、この組み合わせに限られるものではなく、バンプ電
極に対してぬれ性に差のある導電材料の組み合わせであ
れば良く、例えば、CrはCr・Au合金に置き換えて
も良いものである。
Although the In bump is used as the bump electrode, the In electrode is not necessarily limited to In, and the combination of Cr and Al is used as the base electrode. However, the combination is not limited to this combination. Any combination of conductive materials having different wettability with respect to the electrodes may be used. For example, Cr may be replaced with a Cr / Au alloy.

【0040】なお、本発明の実施例においては、Hg
0.8 Cd0.2 Teを用いた10μm帯の赤外光個体撮像
装置について説明しているが、10μm帯に限られるも
のではなく、必要とする波長帯に応じて混晶比を変更し
たHgCdTeを用いても良いものである。
In the embodiment of the present invention, Hg
An infrared solid-state image pickup device in the 10 μm band using 0.8 Cd 0.2 Te has been described, but it is not limited to the 10 μm band, and HgCdTe whose mixed crystal ratio is changed according to the required wavelength band is used. Is also good.

【0041】また、上記実施例においては、p型基板に
n型不純物をイオン注入したフォトダイオードで説明し
ているが、導電型を反対にしてn型基板にp型不純物を
イオン注入してフォトダイオードを形成しても良い。
Further, in the above embodiment, the photodiode in which the n-type impurity is ion-implanted in the p-type substrate has been described, but the conductivity type is reversed and the p-type impurity is ion-implanted in the n-type substrate. A diode may be formed.

【0042】さらに、本発明は、HgCdTe系赤外光
個体撮像装置に限られるものではなく、InSb等のII
I-V族化合物半導体を用いた赤外光個体撮像装置にも適
用されるものである。
Furthermore, the present invention is not limited to the HgCdTe-based infrared light solid-state image pickup device, but may be IIS such as InSb.
It is also applied to an infrared light solid-state image pickup device using an IV compound semiconductor.

【0043】[0043]

【発明の効果】本発明によれば、フォトダイオードを設
けた基板及び信号処理素子を設けた基板の一方のバンプ
電極の下に空洞部を設けたので、圧着による結合の際に
Inバンプ電極が空洞部側に陥没するので、Inバンプ
電極の横方向への拡がり、或いは、剪断応力によるズレ
を低減することができ、それによって隣接するバンプ電
極間の接触短絡を防止することができ、ハイブリッド型
固体撮像装置の集積度向上に寄与するところが大きい。
According to the present invention, since the cavity is provided under one of the bump electrodes on the substrate on which the photodiode is provided and the substrate on which the signal processing element is provided, the In bump electrode can be formed during the bonding by pressure bonding. Since it is depressed toward the cavity side, it is possible to reduce the lateral spread of the In bump electrode or the shift due to shear stress, thereby preventing a contact short circuit between the adjacent bump electrodes, which is a hybrid type. It greatly contributes to the improvement of the integration of the solid-state imaging device.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の原理的構成の説明図である。FIG. 1 is an explanatory diagram of a principle configuration of the present invention.

【図2】本発明の実施例の途中までの製造工程の説明図
である。
FIG. 2 is an explanatory view of a manufacturing process up to the middle of the embodiment of the present invention.

【図3】本発明の実施例の図2以降の途中までの製造工
程の説明図である。
FIG. 3 is an explanatory view of a manufacturing process up to the middle of FIG. 2 and subsequent steps of the embodiment of the present invention.

【図4】本発明の実施例の図3以降の途中までの製造工
程の説明図である。
FIG. 4 is an explanatory view of a manufacturing process up to the middle of FIG. 3 and subsequent steps of the embodiment of the present invention.

【図5】本発明の実施例の図4以降の製造工程の説明図
である。
FIG. 5 is an explanatory view of the manufacturing process after FIG. 4 of the embodiment of the present invention.

【図6】従来のハイブリッド型固体撮像装置の説明図で
ある。
FIG. 6 is an explanatory diagram of a conventional hybrid type solid-state imaging device.

【符号の説明】[Explanation of symbols]

1 基板 2 光電変換素子 3 絶縁膜 4 下地電極 5 バンプ電極 6 空洞部 7 信号処理素子を設けた基板 8 バンプ電極 11 HgCdTe層 12 ZnS膜 13 開口部 14 n型領域 15 フォトレジストパターン 16 開口部 17 Cr膜 18 オーミック電極 19 第2のフォトレジストパターン 20 開口部 21 Al膜 22 延在部 23 第3のフォトレジストパターン 24 開口部 25 In膜 26 Inバンプ電極 27 空洞部 28 フォトダイオードを設けた基板 29 下地電極 30 信号処理素子を設けた基板 31 Inバンプ電極 32 剪断応力によるズレ DESCRIPTION OF SYMBOLS 1 Substrate 2 Photoelectric conversion element 3 Insulating film 4 Base electrode 5 Bump electrode 6 Cavity 7 Substrate provided with a signal processing element 8 Bump electrode 11 HgCdTe layer 12 ZnS film 13 Opening 14 n-type area 15 Photoresist pattern 16 Opening 17 Cr film 18 Ohmic electrode 19 Second photoresist pattern 20 Opening 21 Al film 22 Extended portion 23 Third photoresist pattern 24 Opening 25 In film 26 In bump electrode 27 Cavity 28 Substrate provided with photodiode 29 Base electrode 30 Substrate provided with signal processing element 31 In bump electrode 32 Misalignment due to shear stress

Claims (6)

【特許請求の範囲】[Claims] 【請求項1】 光電変換素子を設けた基板と信号処理素
子を設けた基板とをバンプ電極で結合すると共に、バン
プ電極の下に空洞部を設けたことを特徴とするハイブリ
ッド型固体撮像装置。
1. A hybrid-type solid-state image pickup device comprising: a substrate provided with a photoelectric conversion element and a substrate provided with a signal processing element, which are connected by a bump electrode; and a cavity is provided below the bump electrode.
【請求項2】 上記空洞部を上記バンプ電極の下の周辺
部に設けたことを特徴とする請求項1記載のハイブリッ
ド型固体撮像装置。
2. The hybrid solid-state imaging device according to claim 1, wherein the cavity is provided in a peripheral portion below the bump electrode.
【請求項3】 上記基板の内の一方の基板に設けたバン
プ電極の直径を、上記基板の内の他方の基板に設けたバ
ンプ電極の下に設けた空洞部の外周の直径以下にしたこ
とを特徴とする請求項1または2記載のハイブリッド型
固体撮像装置。
3. The diameter of the bump electrode provided on one of the substrates is set to be equal to or less than the diameter of the outer circumference of the cavity provided under the bump electrode provided on the other substrate of the substrates. The hybrid type solid-state imaging device according to claim 1 or 2.
【請求項4】 上記空洞部を設けたバンプ電極の下地電
極として、前記バンプ電極とのぬれ性の異なる2種類の
金属からなる下地電極を用いたことを特徴とする請求項
1乃至3のいずれか1項に記載のハイブリッド型固体撮
像装置。
4. The base electrode made of two kinds of metals having different wettability with the bump electrode is used as the base electrode of the bump electrode provided with the hollow portion. 2. The hybrid type solid-state imaging device according to item 1.
【請求項5】 一方の基板上に設けた絶縁膜パターンを
利用して、バンプ電極とのぬれ性の良い第1の金属膜を
設け、次いで、少なくとも前記第1の金属膜の中央部を
覆うように前記バンプ電極とのぬれ性が前記第1の金属
よりも悪い第2の金属膜を設けたのち、前記第1金属膜
及び第2の金属膜の露出部分と密着するように前記バン
プ電極を選択的に堆積させ、次いで、熱処理を施すこと
によって前記バンプ電極下に空洞部を形成する工程を有
することを特徴とするハイブリッド型固体撮像装置の製
造方法。
5. A first metal film having good wettability with a bump electrode is provided by using an insulating film pattern provided on one substrate, and then at least a central portion of the first metal film is covered. A second metal film having a wettability with the bump electrode worse than that of the first metal is provided, and then the bump electrode is adhered to the exposed portions of the first metal film and the second metal film. The method for manufacturing a hybrid solid-state imaging device, further comprising the step of selectively depositing, and then performing a heat treatment to form a cavity under the bump electrode.
【請求項6】 上記第1の金属膜がCr膜からなり、上
記第2の金属膜がAl膜からなり、また、上記バンプ電
極がInバンプ電極からなることを特徴とする請求項5
記載のハイブリッド型固体撮像装置の製造方法。
6. The first metal film is a Cr film, the second metal film is an Al film, and the bump electrode is an In bump electrode.
A method for manufacturing the hybrid-type solid-state imaging device described.
JP7158881A 1995-06-26 1995-06-26 Hybrid type solid-state imaging device and manufacturing method thereof Withdrawn JPH098269A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7158881A JPH098269A (en) 1995-06-26 1995-06-26 Hybrid type solid-state imaging device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7158881A JPH098269A (en) 1995-06-26 1995-06-26 Hybrid type solid-state imaging device and manufacturing method thereof

Publications (1)

Publication Number Publication Date
JPH098269A true JPH098269A (en) 1997-01-10

Family

ID=15681431

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7158881A Withdrawn JPH098269A (en) 1995-06-26 1995-06-26 Hybrid type solid-state imaging device and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JPH098269A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020001207A (en) * 2000-06-27 2002-01-09 곽정소 method of fabricating silicon image sensor
JP2017092419A (en) * 2015-11-17 2017-05-25 株式会社島津製作所 Semiconductor detector
JP2023089131A (en) * 2013-02-27 2023-06-27 株式会社ニコン Imaging element and imaging device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020001207A (en) * 2000-06-27 2002-01-09 곽정소 method of fabricating silicon image sensor
JP2023089131A (en) * 2013-02-27 2023-06-27 株式会社ニコン Imaging element and imaging device
JP2017092419A (en) * 2015-11-17 2017-05-25 株式会社島津製作所 Semiconductor detector

Similar Documents

Publication Publication Date Title
US8003433B2 (en) Process for fabricating a high-integration-density image sensor
KR100889365B1 (en) 3D image sensor and its manufacturing method
US6818470B1 (en) Process for producing a thermoelectric converter
KR100382723B1 (en) Solid state image sensor and manufacturing method thereof
US7820525B2 (en) Method for manufacturing hybrid image sensors
TW201737480A (en) Integrated wafer structure and forming method thereof
JP3471394B2 (en) Semiconductor UV sensor
CN112789488B (en) Infrared detector manufacturing method and related infrared detector
US7105910B2 (en) Semiconductor device having SOI construction
US10249673B2 (en) Rear-face illuminated solid state image sensors
JP5422236B2 (en) Imaging device
US20060180860A1 (en) Image sensor
EP1425800B1 (en) Image sensor with recessed planarizing layers and method for making same
KR100769131B1 (en) Manufacturing Method of CMOS Image Sensor
JPH0587028B2 (en)
JP2004303755A (en) Semiconductor device manufacturing method and semiconductor device
JPS6137798B2 (en)
US6787754B2 (en) Solid-state image pickup device having improved flatness and method for fabricating the same
JPH1187682A (en) Hybrid semiconductor device and method of manufacturing the same
CN114068600A (en) Preparation method of refrigeration infrared detector
JP2007194498A (en) Solid-state imaging device and manufacturing method thereof
JP3405102B2 (en) Manufacturing method of solder bump connection element
JP2003188368A (en) Method for manufacturing solid-state imaging device
JP3049800B2 (en) Method for forming bump electrode of semiconductor light receiving element
JPH02262369A (en) Solid image pick-up device and manufacture thereof

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20020903