JPH10303370A5 - - Google Patents
Info
- Publication number
- JPH10303370A5 JPH10303370A5 JP1997106877A JP10687797A JPH10303370A5 JP H10303370 A5 JPH10303370 A5 JP H10303370A5 JP 1997106877 A JP1997106877 A JP 1997106877A JP 10687797 A JP10687797 A JP 10687797A JP H10303370 A5 JPH10303370 A5 JP H10303370A5
- Authority
- JP
- Japan
- Prior art keywords
- potential
- power supply
- low
- substrate
- transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10687797A JP3737240B2 (ja) | 1997-04-24 | 1997-04-24 | 半導体集積回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10687797A JP3737240B2 (ja) | 1997-04-24 | 1997-04-24 | 半導体集積回路装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH10303370A JPH10303370A (ja) | 1998-11-13 |
| JPH10303370A5 true JPH10303370A5 (fr) | 2005-03-17 |
| JP3737240B2 JP3737240B2 (ja) | 2006-01-18 |
Family
ID=14444761
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10687797A Expired - Fee Related JP3737240B2 (ja) | 1997-04-24 | 1997-04-24 | 半導体集積回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP3737240B2 (fr) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001127611A (ja) | 1999-10-27 | 2001-05-11 | Univ Tokyo | 半導体集積回路 |
| JP3566608B2 (ja) | 1999-12-28 | 2004-09-15 | Necエレクトロニクス株式会社 | 半導体集積回路 |
| TW501278B (en) * | 2000-06-12 | 2002-09-01 | Intel Corp | Apparatus and circuit having reduced leakage current and method therefor |
| CN100590877C (zh) * | 2002-09-10 | 2010-02-17 | 日本电气株式会社 | 薄膜半导体装置及其制造方法 |
| US7248090B2 (en) * | 2005-01-10 | 2007-07-24 | Qualcomm, Incorporated | Multi-threshold MOS circuits |
| JP4261507B2 (ja) | 2005-03-31 | 2009-04-30 | 富士通マイクロエレクトロニクス株式会社 | クロックネットワークの消費電力低減回路 |
| JP2009302194A (ja) | 2008-06-11 | 2009-12-24 | Sony Corp | 電源遮断トランジスタを有する半導体装置 |
| CN101946285A (zh) | 2008-12-18 | 2011-01-12 | 松下电器产业株式会社 | 非易失性存储装置及其写入方法 |
| CN109449156B (zh) * | 2018-12-20 | 2024-03-22 | 上海艾为电子技术股份有限公司 | 一种端口静电释放保护电路 |
-
1997
- 1997-04-24 JP JP10687797A patent/JP3737240B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI240488B (en) | Semiconductor integrated circuit | |
| JP2001339045A5 (fr) | ||
| MY130260A (en) | Semiconductor integrated circuit apparatus | |
| JP2005526412A5 (fr) | ||
| CA2145358A1 (fr) | Circuit pour commander les tensions des transistors d'un circuit logique mos et systeme d'asservissement de l'alimentation a ce dernier | |
| WO2003038797B1 (fr) | Circuit de commande de lignes de signal et dispositif electroluminescent | |
| EP0739097A3 (fr) | Circuit MOSFET et son utilisation dans un circuit logique CMOS | |
| KR960030444A (ko) | 가변 임계 전압을 가지는 soi형 반도체 장치 및 바이어스 전압 발생 장치 | |
| AU2001265322A1 (en) | Dual drive buck regulator | |
| WO2003034501A3 (fr) | Circuit integre a structure mos presentant a action de transistor bipolaire parasite reduite | |
| EP0917201A3 (fr) | Dispositif à semi-conducteur MOS complémentaire | |
| WO2007038448A3 (fr) | Circuits de commande de memoire de faible puissance et methodes associees | |
| JPH10303370A5 (fr) | ||
| JP2003189632A5 (fr) | ||
| JPH11353045A (ja) | バンドギャップ型基準電圧発生回路 | |
| US20110221515A1 (en) | Body bias coordinator, method of coordinating a body bias and sub-circuit power supply employing the same | |
| JP2001076484A5 (fr) | ||
| EP1237160A3 (fr) | Circuit de commande d'amplificateur de lecture pour dispositif de mémoire à semiconducteurs | |
| US6353365B1 (en) | Current reference circuit | |
| US20060028262A1 (en) | Backgate pull-up for PMOS pass-gates | |
| TW200505160A (en) | Mixed-voltage CMOS I/O buffer with thin oxide device and dynamic n-well bias circuit | |
| TW200509510A (en) | Power supply and electronic device having same | |
| DE60102018D1 (de) | Busbetrieb von integrierten schaltungen mit abgeschalteter versorgungsspannung | |
| JP2001196917A (ja) | ドライバー回路 | |
| JP2002305434A (ja) | 半導体集積回路 |