JPH10513312A - 珪化物層を有する層構造物、かゝる層構造物の製造方法 - Google Patents
珪化物層を有する層構造物、かゝる層構造物の製造方法Info
- Publication number
- JPH10513312A JPH10513312A JP8523892A JP52389296A JPH10513312A JP H10513312 A JPH10513312 A JP H10513312A JP 8523892 A JP8523892 A JP 8523892A JP 52389296 A JP52389296 A JP 52389296A JP H10513312 A JPH10513312 A JP H10513312A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- silicide
- silicide layer
- silicon
- local oxidation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/012—Manufacture or treatment of static induction transistors [SIT], e.g. permeable base transistors [PBT]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/025—Manufacture or treatment of FETs having insulated gates [IGFET] of vertical IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6302—Non-deposition formation processes
- H10P14/6304—Formation by oxidation, e.g. oxidation of the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6302—Non-deposition formation processes
- H10P14/6304—Formation by oxidation, e.g. oxidation of the substrate
- H10P14/6306—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials
- H10P14/6308—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials of Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6302—Non-deposition formation processes
- H10P14/6304—Formation by oxidation, e.g. oxidation of the substrate
- H10P14/6306—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials
- H10P14/6308—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials of Group IV semiconductors
- H10P14/6309—Formation by oxidation, e.g. oxidation of the substrate of the semiconductor materials of Group IV semiconductors of silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6302—Non-deposition formation processes
- H10P14/6322—Formation by thermal treatments
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/69—Inorganic materials
- H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
- H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
- H10P14/69215—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W15/00—Highly-doped buried regions of integrated devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W15/00—Highly-doped buried regions of integrated devices
- H10W15/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
Landscapes
- Electrodes Of Semiconductors (AREA)
- Thin Film Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Junction Field-Effect Transistors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Silicon Compounds (AREA)
Abstract
Description
Claims (1)
- 【特許請求の範囲】 1. 珪化物層(2)が珪素含有表面(1)に、特に珪素をベースとする基板表 面(1)に形成されている、該珪化物層を有する層構造物の製造方法において、 珪素含有面(1)と結合する、珪化物層(2)の境界面に向かい合う境界面の珪 化物層(2)を局所的に酸化することを特徴とする、上記方法。 2. 珪化物層(2)を、局所的酸化のために用意された、この層(2)中の領 域がそれに隣接する層(2)の領域から分けられる程の間、酸化する請求項1に 記載の方法。 3. 局所的酸化のために用意した領域の珪化物層(2)の互いに向かい合う境 界面の少なくとも一部の上に、局所的酸化の前に少なくとも一つの別の層を形成 する請求項1または2に記載の方法。 4. 局所的酸化の前に珪化物層(2)の互いに向かい合う、特に自由境界面の 一部をマスク(3)で覆う請求項1、2または3に記載の方法。 5. 珪化物層(2)の互いに向かい合う、特に自由境界面の上にマスク(3) を生成するためにSiO2層(4)およびそれの上にSi3N4層(5)を形成し 、そして局所的酸化のために準備された、珪化物層(2)の領域を形成するため に少なくともSi3N4層(5)を構造化する請求項4に記載の方法。 6. 珪化物層(2)を単結晶形成する請求項1、2、3、4または5に記載の 方法。 7. 珪化物層(2)を形成するための材料として金属珪化物、特にCoSi2 を選択する請求項1〜6のいずれか一つに記載の方法。 8. 珪化物層(2)の局所的酸化の終了後にマスク(3)を除く請求項1〜7 のいずれか一つに記載の方法。 9. 従来の場所と部分的に別の所の珪化物層(2)を局所的に酸化する請求項 1〜8のいずれか一つに記載の方法。 10.珪素含有の空間的領域、特に珪化物層(2)の下部をドーピングする請求 項1〜9のいずれか一つに記載の方法。 11.珪素含有表面(1)として結晶配向(1−0−0)を有する珪素基板(1 )の表面を選択する請求項1〜10のいずれか一つに記載の方法。 12.珪素含有表面(1)または珪素ベースの基板(1)の表面と面結合しおよ び/または少なくとも部分的に埋設されている珪化物層(2)を持つ層構造物に おいて、珪化物層(2)の少なくとも一部が珪化物層(2)の残りの部分に対し て、この部分の層面に対して垂直方向で移動配置されていることを特徴とする、 上記層構造物。 13.珪化物層(2)の相互に移動した部分が接続していない請求項12に記載 の層構造物。 14.珪化物層(2)が金属導電性である請求項12または13に記載の層構造 物。 15.珪化物層(2)が半導体である請求項12または13に記載の層構造物。 16.基板のまたは珪素含有表面を形成する材料(1)のまたは珪化物層(2) の少なくとも一部を埋設する材料の空間領域、特に珪化物層(2)の下部がp− またはn−ドープされている請求項12〜15のいずれか一つに記載の層構造物 。 17.最初の珪化物層のために選択された材料と相違する材料より成る少なくと も1種類の別の珪化物層が基板(1)と結合されそして最初の珪化物層(2)に 平行して配置されている請求項12〜16のいずれか一つに記載の層構造物。 18.請求項12〜17のいずれか一つに記載の少なくとも1つの層構造物を有 する電子構成要素。 19.請求項1〜11のいずれか一つ記載に従って製造された層構造物を有する 電子構成要素。 20.請求項12〜17のいずれか一つに記載の層構造物を構造化する方法にお いて、珪化物層(2)の少なくとも一部、特に珪素中に埋設された部分を局所的 に酸化する、上記方法。
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19503641A DE19503641A1 (de) | 1995-02-06 | 1995-02-06 | Schichtstruktur mit einer Silicid-Schicht, sowie Verfahren zur Herstellung einer solchen Schichtstruktur |
| DE19503641.7 | 1995-02-06 | ||
| PCT/DE1996/000172 WO1996024952A1 (de) | 1995-02-06 | 1996-02-01 | Schichtstruktur mit einer silicid-schicht, sowie verfahren zur herstellung einer solchen schichtstruktur |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH10513312A true JPH10513312A (ja) | 1998-12-15 |
| JP4051413B2 JP4051413B2 (ja) | 2008-02-27 |
Family
ID=7753164
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP52389296A Expired - Fee Related JP4051413B2 (ja) | 1995-02-06 | 1996-02-01 | 珪化物層を有する層構造物の製造方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US5958505A (ja) |
| EP (1) | EP0809860B1 (ja) |
| JP (1) | JP4051413B2 (ja) |
| KR (1) | KR100420565B1 (ja) |
| AT (1) | ATE265743T1 (ja) |
| DE (2) | DE19503641A1 (ja) |
| ES (1) | ES2220970T3 (ja) |
| WO (1) | WO1996024952A1 (ja) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007134743A (ja) * | 2007-02-13 | 2007-05-31 | Mitsubishi Materials Corp | 鉄シリサイド層の製造方法並びに半導体基板及び光半導体装置 |
Families Citing this family (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5963817A (en) * | 1997-10-16 | 1999-10-05 | International Business Machines Corporation | Bulk and strained silicon on insulator using local selective oxidation |
| JP3385981B2 (ja) * | 1998-06-01 | 2003-03-10 | 日本電気株式会社 | 半導体装置及びその製造方法 |
| DE19853023A1 (de) * | 1998-11-18 | 2000-05-31 | Forschungszentrum Juelich Gmbh | Verfahren zur Herstellung von Nanostrukturen in dünnen Filmen |
| US7061075B1 (en) | 1998-11-25 | 2006-06-13 | Advanced Micro Devices, Inc. | Shallow trench isolation using antireflection layer |
| US6821883B1 (en) | 1998-11-25 | 2004-11-23 | Advanced Micro Devices, Inc. | Shallow trench isolation using antireflection layer |
| US6255717B1 (en) * | 1998-11-25 | 2001-07-03 | Advanced Micro Devices, Inc. | Shallow trench isolation using antireflection layer |
| EP1009022A1 (en) * | 1998-12-09 | 2000-06-14 | STMicroelectronics S.r.l. | Manufacturing process of a high integration density power MOS device |
| DE19919110C2 (de) * | 1999-04-27 | 2002-06-27 | Infineon Technologies Ag | Verfahren zum Strukturieren einer Metall- oder Metallsilizidschicht sowie ein mit diesem Verfahren hergestellter Kondensator |
| JP2001305368A (ja) * | 2000-04-21 | 2001-10-31 | Shin Etsu Chem Co Ltd | 光導波路基板の製造方法 |
| FR2812405B1 (fr) * | 2000-07-27 | 2003-06-20 | Centre Nat Rech Scient | Systeme d'interconnexion optique pour circuit integre realise sur un substrat soi |
| DE10040458B4 (de) * | 2000-08-18 | 2015-08-27 | Infineon Technologies Ag | Vertikaler Feldeffekt-Transistor und Verfahren zu dessen Herstellung |
| US6627484B1 (en) | 2000-11-13 | 2003-09-30 | Advanced Micro Devices, Inc. | Method of forming a buried interconnect on a semiconductor on insulator wafer and a device including a buried interconnect |
| CA2365499C (en) * | 2000-12-26 | 2011-02-15 | National Research Council Of Canada | High speed and high efficiency si-based photodetectors using waveguides formed with silicides for near ir applications |
| DE10157627A1 (de) * | 2001-11-26 | 2003-06-12 | Forschungszentrum Juelich Gmbh | Verfahren zur Herstellung einer Schicht auf einem Substrat |
| DE10218381A1 (de) * | 2002-04-24 | 2004-02-26 | Forschungszentrum Jülich GmbH | Verfahren zur Herstellung einer oder mehrerer einkristalliner Schichten mit jeweils unterschiedlicher Gitterstruktur in einer Ebene einer Schichtenfolge |
| US6968110B2 (en) * | 2003-04-21 | 2005-11-22 | Sioptical, Inc. | CMOS-compatible integration of silicon-based optical devices with electronic devices |
| US20050016446A1 (en) * | 2003-07-23 | 2005-01-27 | Abbott John S. | CaF2 lenses with reduced birefringence |
| JP2005135993A (ja) * | 2003-10-28 | 2005-05-26 | National Institute Of Advanced Industrial & Technology | 光センサ |
| DE102007041125B3 (de) * | 2007-08-30 | 2009-02-26 | Qimonda Ag | Sensor, Verfahren zum Erfassen, Messvorrichtung, Verfahren zum Messen, Filterkomponente, Verfahren zum Anpassen eines Transferverhaltens einer Filterkomponente, Betätigungssystem und Verfahren zum Steuern eines Betätigungsglieds unter Verwendung eines Sensors |
| US7782066B2 (en) | 2007-08-30 | 2010-08-24 | Qimonda Ag | Sensor, method for sensing, measuring device, method for measuring, filter component, method for adapting a transfer behavior of a filter component, actuator system and method for controlling an actuator using a sensor |
| US8236637B2 (en) | 2010-09-29 | 2012-08-07 | International Business Machines Corporation | Planar silicide semiconductor structure |
| US8420491B2 (en) | 2010-11-09 | 2013-04-16 | International Business Machines Corporation | Structure and method for replacement metal gate field effect transistors |
| US20120280345A1 (en) * | 2011-05-05 | 2012-11-08 | Agency For Science, Technology And Research | Photodetector and a method of forming the same |
| US11302697B2 (en) | 2020-01-28 | 2022-04-12 | Integrated Silicon Solution, (Cayman) Inc. | DRAM with selective epitaxial cell transistor |
| US11329048B2 (en) * | 2020-03-24 | 2022-05-10 | Integrated Silicon Solution, (Cayman) Inc. | DRAM with selective epitaxial transistor and buried bitline |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59100520A (ja) * | 1982-11-30 | 1984-06-09 | Fujitsu Ltd | 半導体装置の製造方法 |
| EP0690513B1 (en) * | 1986-11-19 | 1999-05-06 | Research Development Corporation of Japan | Step-cut insulated gate static induction transistors and method of manufacturing the same |
| US4900396A (en) * | 1987-08-19 | 1990-02-13 | Agency Of Industrial Science And Technology | Method of forming modified layer and pattern |
| US4971655A (en) * | 1989-12-26 | 1990-11-20 | Micron Technology, Inc. | Protection of a refractory metal silicide during high-temperature processing using a dual-layer cap of silicon dioxide and silicon nitride |
| US5635426A (en) * | 1993-08-26 | 1997-06-03 | Fujitsu Limited | Method of making a semiconductor device having a silicide local interconnect |
| SG47355A1 (en) * | 1994-09-01 | 1998-04-17 | Two Yeow Meng | Local interconnects and method for making electrical local interconnects |
-
1995
- 1995-02-06 DE DE19503641A patent/DE19503641A1/de not_active Withdrawn
-
1996
- 1996-02-01 EP EP96901234A patent/EP0809860B1/de not_active Expired - Lifetime
- 1996-02-01 WO PCT/DE1996/000172 patent/WO1996024952A1/de not_active Ceased
- 1996-02-01 ES ES96901234T patent/ES2220970T3/es not_active Expired - Lifetime
- 1996-02-01 JP JP52389296A patent/JP4051413B2/ja not_active Expired - Fee Related
- 1996-02-01 KR KR1019970705400A patent/KR100420565B1/ko not_active Expired - Fee Related
- 1996-02-01 AT AT96901234T patent/ATE265743T1/de not_active IP Right Cessation
- 1996-02-01 DE DE59611000T patent/DE59611000D1/de not_active Expired - Fee Related
- 1996-02-01 US US08/894,871 patent/US5958505A/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007134743A (ja) * | 2007-02-13 | 2007-05-31 | Mitsubishi Materials Corp | 鉄シリサイド層の製造方法並びに半導体基板及び光半導体装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| ATE265743T1 (de) | 2004-05-15 |
| JP4051413B2 (ja) | 2008-02-27 |
| DE19503641A1 (de) | 1996-08-08 |
| US5958505A (en) | 1999-09-28 |
| DE59611000D1 (de) | 2004-06-03 |
| EP0809860B1 (de) | 2004-04-28 |
| KR19980702003A (ko) | 1998-06-25 |
| EP0809860A1 (de) | 1997-12-03 |
| WO1996024952A1 (de) | 1996-08-15 |
| KR100420565B1 (ko) | 2004-05-24 |
| ES2220970T3 (es) | 2004-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH10513312A (ja) | 珪化物層を有する層構造物、かゝる層構造物の製造方法 | |
| KR100401130B1 (ko) | 수직형 채널을 가지는 초미세 mos 트랜지스터 제조방법 | |
| US7358121B2 (en) | Tri-gate devices and methods of fabrication | |
| US10580893B2 (en) | Sealed cavity structures with non-planar surface features to induce stress | |
| US4711017A (en) | Formation of buried diffusion devices | |
| JPH11251454A (ja) | ゲ―ト長が0.1マイクロメ―トル以下でかつ極めて浅い接合に対する使い捨てゲ―ト/置換えゲ―トを用いたmosfet | |
| JPH1117166A (ja) | 半導体装置の製造方法 | |
| JP2008153685A (ja) | 半導体装置の製造方法 | |
| US7265031B2 (en) | Methods of fabricating semiconductor-on-insulator (SOI) substrates and semiconductor devices using sacrificial layers and void spaces | |
| CN100459104C (zh) | 形成具有不同高度的升高的漏极与源极区域的晶体管的先进方法 | |
| US6784073B1 (en) | Method of making semiconductor-on-insulator device with thermoelectric cooler | |
| US6344383B1 (en) | Structure and method for dual gate oxidation for CMOS technology | |
| Neudeck et al. | Multiple layers of silicon-on-insulator for nanostructure devices | |
| JP2002524853A (ja) | バイポーラトランジスタを備える半導体デバイスの製造方法 | |
| JP3039978B2 (ja) | 集積misfetデバイス中に電界分離構造及びゲート構造を形成する方法 | |
| US7060596B2 (en) | Process for fabricating a single-crystal substrate and integrated circuit comprising such a substrate | |
| JPH0198261A (ja) | 選択的に成長したエピタキシャル層の横方向範囲を制御した側壁コンタクトバイポーラトランジスタ | |
| US7112461B2 (en) | Fabrication process for integrated circuit having photodiode device | |
| JP3608999B2 (ja) | 半導体装置の製造方法 | |
| CN1208968A (zh) | 用单个掩模形成互补阱和自对准槽的方法 | |
| KR20060054407A (ko) | 축소된 게이트 공핍을 갖는 도핑된 게이트 전극을 구비한전계 효과 트랜지스터와 이 트랜지스터의 형성방법 | |
| KR100588648B1 (ko) | 반도체 소자의 소자분리막 제조 방법 | |
| JP2002118262A (ja) | 半導体装置及びその製造方法 | |
| TW513775B (en) | Process for device isolation | |
| JPH1126756A (ja) | 半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070522 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070821 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20071023 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20071025 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101214 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |