JPH1140596A5 - - Google Patents

Info

Publication number
JPH1140596A5
JPH1140596A5 JP1997190900A JP19090097A JPH1140596A5 JP H1140596 A5 JPH1140596 A5 JP H1140596A5 JP 1997190900 A JP1997190900 A JP 1997190900A JP 19090097 A JP19090097 A JP 19090097A JP H1140596 A5 JPH1140596 A5 JP H1140596A5
Authority
JP
Japan
Prior art keywords
inner lead
region
lead portion
semiconductor chip
external terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1997190900A
Other languages
English (en)
Japanese (ja)
Other versions
JPH1140596A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP9190900A priority Critical patent/JPH1140596A/ja
Priority claimed from JP9190900A external-priority patent/JPH1140596A/ja
Publication of JPH1140596A publication Critical patent/JPH1140596A/ja
Publication of JPH1140596A5 publication Critical patent/JPH1140596A5/ja
Pending legal-status Critical Current

Links

JP9190900A 1997-07-16 1997-07-16 半導体装置 Pending JPH1140596A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9190900A JPH1140596A (ja) 1997-07-16 1997-07-16 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9190900A JPH1140596A (ja) 1997-07-16 1997-07-16 半導体装置

Publications (2)

Publication Number Publication Date
JPH1140596A JPH1140596A (ja) 1999-02-12
JPH1140596A5 true JPH1140596A5 (2) 2004-10-21

Family

ID=16265595

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9190900A Pending JPH1140596A (ja) 1997-07-16 1997-07-16 半導体装置

Country Status (1)

Country Link
JP (1) JPH1140596A (2)

Similar Documents

Publication Publication Date Title
US7008824B2 (en) Method of fabricating mounted multiple semiconductor dies in a package
US6297547B1 (en) Mounting multiple semiconductor dies in a package
US7084490B2 (en) Leads under chip IC package
US5770888A (en) Integrated chip package with reduced dimensions and leads exposed from the top and bottom of the package
KR940007649B1 (ko) 반도체 패키지
US6541846B2 (en) Dual LOC semiconductor assembly employing floating lead finger structure
US6040633A (en) Oxide wire bond insulation in semiconductor assemblies
KR920007132A (ko) 집적회로용 절연리드 프레임 및 그의 제조방법
JPH09312375A5 (2)
US7436049B2 (en) Lead frame, semiconductor chip package using the lead frame, and method of manufacturing the semiconductor chip package
JPH0546098B2 (2)
JPH1140596A5 (2)
KR100891649B1 (ko) 반도체 패키지 제조방법
JP3109490B2 (ja) 半導体装置
JP2001267484A (ja) 半導体装置およびその製造方法
JPH10289920A5 (2)
JP2587722Y2 (ja) 半導体装置
JPH05218263A (ja) リードフレーム及びこれを用いた樹脂封止型半導体装置
KR970007844B1 (ko) 리드온 칩 및 칩온리드 반도체 장치
KR950010012Y1 (ko) 리드온칩 패키지
JP3358697B2 (ja) 半導体パッケージ
JP2003264268A (ja) 半導体装置用リードフレーム及び半導体装置
JPS6245159A (ja) 半導体装置
KR980012384A (ko) 내부리드 선단이 차별화된 리드프레임
JPH05226393A (ja) 樹脂封止型半導体装置